Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
cacc6846
Commit
cacc6846
authored
Nov 05, 2018
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: add extra synthesis options to hdlmake manifests
parent
57a89ed9
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
66 additions
and
6 deletions
+66
-6
.gitignore
hdl/syn/spec_ref_design_wr/.gitignore
+1
-0
Manifest.py
hdl/syn/spec_ref_design_wr/Manifest.py
+6
-3
syn_extra_steps.tcl
hdl/syn/spec_ref_design_wr/syn_extra_steps.tcl
+26
-0
.gitignore
hdl/syn/svec_ref_design_wr/.gitignore
+1
-0
Manifest.py
hdl/syn/svec_ref_design_wr/Manifest.py
+6
-3
syn_extra_steps.tcl
hdl/syn/svec_ref_design_wr/syn_extra_steps.tcl
+26
-0
No files found.
hdl/syn/spec_ref_design_wr/.gitignore
View file @
cacc6846
...
...
@@ -2,3 +2,4 @@
!.gitignore
!Manifest.py
!spec_ref_fmc_adc_100Ms_wr.ucf
!syn_extra_steps.tcl
hdl/syn/spec_ref_design_wr/Manifest.py
View file @
cacc6846
...
...
@@ -29,6 +29,9 @@ fetchto="../../ip_cores"
ctrls
=
[
"bank3_64b_32b"
]
syn_post_project_cmd
=
"$(TCL_INTERPRETER) "
+
\
fetchto
+
"/general-cores/tools/sdb_desc_gen.tcl "
+
\
syn_tool
+
" $(PROJECT_FILE)"
syn_post_project_cmd
=
(
"$(TCL_INTERPRETER) "
+
\
fetchto
+
"/general-cores/tools/sdb_desc_gen.tcl "
+
\
syn_tool
+
" $(PROJECT_FILE);"
\
"$(TCL_INTERPRETER) syn_extra_steps.tcl $(PROJECT_FILE)"
)
hdl/syn/spec_ref_design_wr/syn_extra_steps.tcl
0 → 100644
View file @
cacc6846
# get project file from 1st command-line argument
set
project_file
[
lindex
$argv
0
]
if
{
!
[
file
exists
$project
_file
]}
{
report ERROR
"Missing file
$project
_file, exiting."
exit -1
}
xilinx::project open
$project
_file
# Some of these are not respected by ISE when passed through hdlmake,
# so we add them all ourselves after creating the project
#
# Not respected by ISE when passed through hdlmake:
# 1. Pack I/O Registers/Latches into IOBs
# 2. Register Duplication Map
xilinx::project set
"Enable Multi-Threading"
"2"
-process
"Map"
xilinx::project set
"Enable Multi-Threading"
"4"
-process
"Place & Route"
#xilinx::project set "Pack I/O Registers into IOBs" "Yes"
#xilinx::project set "Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs"
xilinx::project set
"Register Balancing"
"Yes"
xilinx::project set
"Register Duplication Map"
"On"
xilinx::project save
xilinx::project close
hdl/syn/svec_ref_design_wr/.gitignore
View file @
cacc6846
...
...
@@ -2,3 +2,4 @@
!.gitignore
!Manifest.py
!svec_ref_fmc_adc_100Ms_wr.ucf
!syn_extra_steps.tcl
hdl/syn/svec_ref_design_wr/Manifest.py
View file @
cacc6846
...
...
@@ -29,6 +29,9 @@ fetchto="../../ip_cores"
ctrls
=
[
"bank4_64b_32b"
,
"bank5_64b_32b"
]
syn_post_project_cmd
=
"$(TCL_INTERPRETER) "
+
\
fetchto
+
"/general-cores/tools/sdb_desc_gen.tcl "
+
\
syn_tool
+
" $(PROJECT_FILE)"
syn_post_project_cmd
=
(
"$(TCL_INTERPRETER) "
+
\
fetchto
+
"/general-cores/tools/sdb_desc_gen.tcl "
+
\
syn_tool
+
" $(PROJECT_FILE);"
\
"$(TCL_INTERPRETER) syn_extra_steps.tcl $(PROJECT_FILE)"
)
hdl/syn/svec_ref_design_wr/syn_extra_steps.tcl
0 → 100644
View file @
cacc6846
# get project file from 1st command-line argument
set
project_file
[
lindex
$argv
0
]
if
{
!
[
file
exists
$project
_file
]}
{
report ERROR
"Missing file
$project
_file, exiting."
exit -1
}
xilinx::project open
$project
_file
# Some of these are not respected by ISE when passed through hdlmake,
# so we add them all ourselves after creating the project
#
# Not respected by ISE when passed through hdlmake:
# 1. Pack I/O Registers/Latches into IOBs
# 2. Register Duplication Map
xilinx::project set
"Enable Multi-Threading"
"2"
-process
"Map"
xilinx::project set
"Enable Multi-Threading"
"4"
-process
"Place & Route"
#xilinx::project set "Pack I/O Registers into IOBs" "Yes"
#xilinx::project set "Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs"
xilinx::project set
"Register Balancing"
"Yes"
xilinx::project set
"Register Duplication Map"
"On"
xilinx::project save
xilinx::project close
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment