Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
28483451
Commit
28483451
authored
Feb 07, 2014
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Add some point to the todo list.
parent
daa3054c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
0 deletions
+3
-0
fmcadc100m14b4cha_gateware_manual.in
...ion/manuals/gateware/fmcadc100m14b4cha_gateware_manual.in
+3
-0
No files found.
documentation/manuals/gateware/fmcadc100m14b4cha_gateware_manual.in
View file @
28483451
...
@@ -1178,6 +1178,7 @@ The @ref{fig:mem_multi_shot} shows the shots organisation in the DDR memory.
...
@@ -1178,6 +1178,7 @@ The @ref{fig:mem_multi_shot} shows the shots organisation in the DDR memory.
@item Unify address inferfaces: put all in bytes (wishbone addr, trig pointer, ...)@*
@item Unify address inferfaces: put all in bytes (wishbone addr, trig pointer, ...)@*
- Change GN4142-core WB bus(es) to byte address.@*
- Change GN4142-core WB bus(es) to byte address.@*
- Change DDR-core WB bus(es) to byte address?
- Change DDR-core WB bus(es) to byte address?
- Change SVEC DDR access fifo (DDR address register) to byte address.
@item Add error flags (interrupt?):@*
@item Add error flags (interrupt?):@*
- Instead of overwriting memory for a given acquisition.@*
- Instead of overwriting memory for a given acquisition.@*
- If read during acquisition (or even block read during acq?).
- If read during acquisition (or even block read during acq?).
...
@@ -1198,6 +1199,8 @@ The @ref{fig:mem_multi_shot} shows the shots organisation in the DDR memory.
...
@@ -1198,6 +1199,8 @@ The @ref{fig:mem_multi_shot} shows the shots organisation in the DDR memory.
@c DONE @item Move sdb device descriptions from top to the wishbone
_
pkg.vhd (general-cores lib).
@c DONE @item Move sdb device descriptions from top to the wishbone
_
pkg.vhd (general-cores lib).
@item Include the git tree in a .tar.gz along with the .bin file (in the files section) for each release. -> modify the Release chapter accordingly.
@item Include the git tree in a .tar.gz along with the .bin file (in the files section) for each release. -> modify the Release chapter accordingly.
@item Use git submodules for dependencies (allows to work without hdlmake).
@item Use git submodules for dependencies (allows to work without hdlmake).
@item Add a shot counter register.
@item Add a check of the sample number in multishot and prevent starting acq with more than 2048 samples (-> acq config ok flag).
@end itemize
@end itemize
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment