syn/svec: split timing constraints for sync_ffs and sync_reg to solve potential…
syn/svec: split timing constraints for sync_ffs and sync_reg to solve potential issue with sync_reg input bits arriving on different clock cycles
Showing
Please
register
or
sign in
to comment