Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
063fb87d
Commit
063fb87d
authored
Jul 26, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Replace spec by carrier to be more generic.
parent
08c8d3ae
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
23 additions
and
17 deletions
+23
-17
fmcadc100m14b4cha_firmware_manual.in
...ion/manuals/firmware/fmcadc100m14b4cha_firmware_manual.in
+23
-17
No files found.
documentation/manuals/firmware/fmcadc100m14b4cha_firmware_manual.in
View file @
063fb87d
...
...
@@ -10,7 +10,7 @@
% =========================
%
% This file is a texinfo source. It isn't the binary file of some strange
% editor of mine. If you want ASCII, you should "make f
ine-delay
.txt".
% editor of mine. If you want ASCII, you should "make f
mcadc100m14b4cha_firmware_manual
.txt".
%
%------------------------------------------------------------------------------
...
...
@@ -124,7 +124,7 @@ Here is the procedure to build the FPGA binary image from the hdl source.
@item Get fmc-adc hdl sources.@*
@code
{
git clone git://ohwr.org/fmc-projects/fmc-adc-100m14b4cha.git <src
_
dir>
}
@item Goto the synthesis directory.@*
@code
{
cd <src
_
dir
/hdl/spec/syn/>
}
@code
{
cd <src
_
dir
>/hdl/<carrier>/syn/
}
@item Fetch the dependencies.@*
@code
{
hdlmake -f
}
@item Generate an ISE project file.@*
...
...
@@ -149,19 +149,19 @@ Here is the procedure to build the FPGA binary image from the hdl source.
ADC specific hdl sources.
@item hdl/adc/wb
_
gen/
ADC specific @command
{
wbgen2
}
sources, html documentation and C header file.
@item hdl/spec/rtl/
SPEC carrier related hdl sources.
@item hdl/spec/wb
_
gen/
SPEC carrier related @command
{
wbgen2
}
sources, html documentation and C header file.
@item hdl/spec/ip
_
cores/
@item hdl/ip
_
cores/
Location of fetched and generated hdl cores and libraries.
@item hdl/spec/syn/
Synthesis directory for SPEC carrier. This is where the synthesis top manifest and the ISE project are stored.
@item hdl/<carrier>/rtl/
Carrier related hdl sources.
@item hdl/<carrier>/wb
_
gen/
Carrier related @command
{
wbgen2
}
sources, html documentation and C header file.
@item hdl/<carrier>/syn/
Synthesis directory for selected carrier. This is where the synthesis top manifest and the ISE project are stored.
For each release, the synthesis, place
&
route and timing reports are also saved here.
@item hdl/
spec
/sim/
SPEC c
arrier related simulation files and testbenches.
@item hdl/
spec
/chipscope/
SPEC c
arrier related Chipscope projects used for debug purpose.
@item hdl/
<carrier>
/sim/
C
arrier related simulation files and testbenches.
@item hdl/
<carrier>
/chipscope/
C
arrier related Chipscope projects used for debug purpose.
@end table
It could happen that a hdl source directory contains extra source files that are not used in the current firmware release.
...
...
@@ -177,10 +177,14 @@ The fmc-adc firmware depends on the following hdl cores and libraries:
@code
{
branch: master
}
@item ddr3-sp6-core
@code
{
repo : git://ohwr.org/hdl-core-lib/ddr3-sp6-core
}
@*
@code
{
branch: spec
_
bank3
_
64b
_
32b
}
@code
{
branch: spec
_
bank3
_
64b
_
32b (for spec carrier)
}
@code
{
branch: svec
_
bank4
_
64b
_
32b
_
bank5
_
64b
_
32b (for svec carrier)
}
@item general-cores
@code
{
repo : git://ohwr.org/hdl-core-lib/general-cores.git
}
@*
@code
{
branch: sdb
_
extension
}
@item vme64x-core
@code
{
repo : git://ohwr.org/hdl-core-lib/vme64x-core.git
}
@*
@code
{
branch: master
}
@end table
@c ##########################################################################
...
...
@@ -980,6 +984,7 @@ The number of samples per shot stored in memory is equal to: number of pre-trigg
@c DONE Make the project ucfgen friendly.
@c - Put all mezzanine related cores in a wrapper (fmc adc mezzanine).
@c - Add a crossbar inside the fmc adc block -> check impact on sdb.
@c DONE @item Add a software reset feature?
@item Remove huge files from git repo. @b
{
!!! This will change all commits sha !!!
}
@item Add a reference section (bibliography).
...
...
@@ -994,7 +999,8 @@ The number of samples per shot stored in memory is equal to: number of pre-trigg
- Assign signals to SPEC front panel LEDs.
@item Add Etherbone support.
@item Remove mutli-irq register from interrupt controller.@*
Perhaps add a counter per interrupt source instead.
Perhaps add a counter per interrupt source instead.@*
Or use wbgen2 eic (with level interrupt output).
@item Remove unused 250MHz clock signals and buffer.
@item Unify address inferfaces: put all in bytes (wishbone addr, trig pointer, ...)@*
- Change GN4142-core WB bus(es) to byte address.@*
...
...
@@ -1110,7 +1116,7 @@ The first column "Byte offset" represents the offset within the binary file.
@c --------------------------------------------------------------------------
@appendix Interrupt Controller Registers
@anchor
{
Interrupt Controller Registers
}
@include irq
_
controller
_
regs.tex
@include
spec/
irq
_
controller
_
regs.tex
@c --------------------------------------------------------------------------
@appendix Time-tagging Core Registers
...
...
@@ -1120,7 +1126,7 @@ The first column "Byte offset" represents the offset within the binary file.
@c --------------------------------------------------------------------------
@appendix Carrier Registers
@anchor
{
Carrier Registers
}
@include carrier
_
csr.tex
@include
spec/
carrier
_
csr.tex
@c --------------------------------------------------------------------------
@appendix References
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment