Explore GitLab
Discover projects, groups and snippets. Share your projects with others
-
Projects / fmc-nanofip
FMC nanoFIP is an interface card for the WorldFIP network in an LPC FMC form-factor. More info at the Wiki page
0updated -
Projects / Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
The CUTE-WR-DP is the enhanced version of CUTE-WR with dual WR ports. You can use it as the normal WR node with one SFP port. CUTE-WR-DP can work in chain to support cascade topology. In future, CUTE-WR-DP could support dualport redundancy function for high reliable application. More info at the Wiki page
1updated -
Projects / Compact Universal Timing Endpoint based on White Rabbit
A cute-wr is a compact WR-node implementation with minimum components required. The initial design is derived from SPEC, but would work in an opposite manner as a FMC wr-nic, providing 2 DIO channels, external CLK input, EEPROM, JTAG, RS232, and expandable IOs through FMC connector. The gateware and software of cute-wr would also keep maximum compatibility with SPEC. Project is obsolete. See cute-wr-dp for a similar board.
0updated -
Projects / DIOT Igloo2-based radiation-tolerant System Board
DI/OT Igloo2-based System Board for radiation-exposed DI/OT applications. More info at the Wiki page
2updated -
Projects / nanoFIP - Gateware
Gateware (HDL design) for nanoFIP.
0updated -
1updated
-
Projects / FMC TDC 1ns 5cha
An FPGA Mezzanine Card (FMC) with a Time to Digital Converter chip to perform one-shot sub-nanosecond time interval measurements. Commercially available. More info at the Wiki page
1updated -
Projects / White Rabbit Switch - Hardware V4
This project covers the hardware development of version 4 of the White Rabbit switch (WRS-v4). More info at the Wiki page
1updated -
Projects / SPEC7
A simple 4-lane PCIe carrier for a FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. More info at the Wiki page
-
Projects / DIOT - Distributed IO Tier
Distributed I/O Tier - these are electronics modules installed close to a particle accelerator in radiation-exposed or radiation-free areas controlled by the master in the Front-end tier over the fieldbus. These are usually FPGA-based boards sampling digital and analog inputs, driving outputs and performing various safety critical operations. More info at the Wiki page
2updated -
Projects / Electronics Design
The Electronics Design project gives helpful entry points for electronics engineers. VHDL coding, design reviews, components, production, assembly and testing are some subjects. More info at the Wiki page
2updated -
Projects / FPGA Configuration Space
This project defines data structures, to be embedded in the FPGA memory address space, to enumerate the devices that have been synthetized in the current design. The same structure is also used as a simple flash file system. AKA Self-Describing Bus (SDB) Specification for Logic Cores. The layout is simple enough to be parsed both by the host and by the internal soft-core, if any.
The documentation is public, and related code is GNU GPL licensed.
0updated -
Projects / Programmable RF Attenuator
Programmable attenuator of RF signals with very high voltage range (50mV – 1000 V) for protecting digitizers against damage by high voltage signals. Four channels with SMA connectors; Three attenuation values: 0, -20, -40 dB; Bandwidth: DC – 2 GHz.
-
Projects / VME SBC A25 PCIe to VME bridge
PCIe to VME bridge. More info at the Wiki page
0updated -
Projects / OPT-ADC-10k-32b-1cha HPM7177
The OPT ADC 10k 32b 1cha is a single channel 10kSPS 32 bit ADC card in the format defined by the CERN TE-EPC group for use with the Function Generator Controller (FGC 3.2) . It is also known under the name HPM7177.
0updated -
Projects / TiCkS
TiCkS is a flexible White Rabbit based time-stamping board. It is based on the SPEC board developed for the CTA collaboration. It provides an interface to a CTA camera (Inputs: Read-out Trigger signals, Busy Trigger), (Outputs: PPS signal , 10MHz clock, External trigger signal).
0updated -
Projects / Simple VME FMC Carrier 7 - SVEC7
A simple VME64x carrier for two high pin count FPGA Mezzanine Cards (VITA 57). It has memory and clocking resources and supports the White Rabbit timing and control network. Follow-up of SVEC.
0updated -
Projects / Simple VME FMC Carrier SVEC
A simple VME64x carrier for two low pin count FPGA Mezzanine Cards (VITA 57). It has memory and clocking resources and supports the White Rabbit timing and control network. Commercially available. More info at the Wiki page
2updated -
Projects / luvi
A robust handheld low-level UV intensity meter. Readings from 0 - 1999 mMED/h. Developed in collaboration with the French Enfants de la Lune association. More info at the Wiki page
0updated -
Projects / Hdlmake
Tool for generating multi-purpose makefiles for FPGA projects.
Main features:
makefile generation for: fetching modules from repositories simulating HDL projects synthesizing HDL projects synthesizing projects remotely (keeping your local resources free) generating multi-vendor project files (no clicking in the IDE!) many other things without involving make and makefilesHdlmake supports modularity, scalability, revision control systems. Hdlmake can be run on any Linux or Windows machine with any HDL More info at the Wiki page
10updated