D

DDR3 controller for Spartan6

DDR3 controller with two pipelined Wishbone slave ports. It is based on the Spartan6 hardware core and a management core generated by Xilinx CoreGen.

Project ID: 10708
Name
Last commit
Last update
doc Loading commit data...
hdl Loading commit data...
Manifest.py Loading commit data...