Explore projects
-
The Multigap RPC is a high precision timing and tracking detector with an active area of 25.6cm x 18.2cm and readout with 24 strips. Charged particles ionise gas in gaps between glass plates in a stack. A large electric field causes small avalanches of ionisation in each gap. The moving charges are picked up on readout strips and the timing of the charge deposition is to be read out on each side of each strip. The differential timing of the ionisation reveals the position along the strip and the precise arrival time of the particle. Multiple MRPCs can be used to measure particle time of flight (ToF). This design is based on the ALICE ToF detector and was built for the Beamline for Schools project. More info at the Wiki page
Updated -
SDB (Self-describing Bus) allows to enumerate the cores that are live in the current FPGA binary, either from the host computer or from the internal soft-core CPU in the FPGA itself. The project provides the software support and the specification. More info at the Wiki page
Updated -
This library provides a generic API for ADC devices, so that applications can use this API to access any of the supported ADC boards. Currently the library supports the following boards:
fmc-adc-100m14b14chaFor testing and debugging purpose it supports also a couple of virtual boards that you can use to start the development of your application.
Updated -
Mock Turtle is an HDL core of a generic control system node, based on a deterministic multicore CPU architecture. Mock Turtle can use White Rabbit as the means of communication and synchronization in a distributed system. More info at the Wiki page
Updated -
embedded-linux is a project explaining how to make embedded-Linux work on different FPGA platforms. More info at the Wiki page
Updated -
The uRV (Micro RISC-V) core is a small-sized implementation of a 32-bit RISC-V core, targeted specifically at FPGAs. More info at the Wiki page
Updated -
Fmc-adc-iso-400k18b4cha is a 4 channel 400kSps 18 bit ADC low pin count FPGA Mezzanine Card (VITA 57). The ground reference used for the analog inputs and the ADC is isolated from the ground reference of the FMC connector. Digital Isolators included allow the data transmission between two isolated areas. Voltage Bias between two grounds of up to 1kV can be applied, which is measured with a 100MOhm resistor connected between two grounds and an additional 10 bit ADC. Analog input voltage ranges: /-5V,/-10V. More info at the Wiki page
Updated -
Gateware (HDL design) for FMC ADC 400k 18b 4cha iso on SPEC and SVEC carriers.
Updated -
Hardware design of FMC ADC 400k 18b 4cha iso. Includes schematics, PCB layout and manufacturing files.
Updated -
Software to support the FMC ADC 400k 18b 4cha iso mezzanine, including Linux device driver, library and test program.
Updated -
FmcDIO10i8o is an I/O card in FMC form-factor. Its 10 inputs use fast differential comparators (propagation delay < 1 ns) with individual 8-bit DACs of minimum 1 MSPS output settling. The 8 outputs are TTL level. More info at the Wiki page
Updated -
A fully open electronic watch-like device that will signal a too high-level of UV light. It is meant for people with a highly sensitive skin. More info at the Wiki page
Updated -
A UV-mask meant for people with a highly sensitive skin. It features 100% protection from UV and has an integrated fan. The design is fully open. More info at the Wiki page
Updated -
Production and functional tests for fmc-dac-600m-12b-1cha-dds
Updated -
VHDL core for absolute position encoders (SSI, BISS, ENDAT).
More info at the Wiki pageUpdated -
VME Rear Transition Modules. These are modules that go on the back of a VME64x crate and connect to another module on the front, such as the SVEC. The designs are in sub-projects.
Updated -
A VME rear transition module providing 24 Dry Contact Inputs. Dry contact switch connecting 24V to ground (limited to 20mA). Uses the SVEC as front-module. More info at the Wiki page CANCELLED PROJECT
Updated -
FMC WorldFIP is an interface card for the WorldFIP network in an LPC FMC form-factor. The hardware is described in the FMC WorldFIP project.
Updated -
Projects / DCES-DTRHF-SER1CH-v1
GNU General Public License v3.0 onlyData centre environmental sensor - Dust, Temperature, Relative Humidity, Fan - Serial 1 channel - version 1. An environmental sensor for Data Centers that continuously measures airborne particle density in high airflow as well as temperature and relative humidity. It can control its fan speed if needed (PWM controlled fans) and monitors FAN rotational speed (tachometer equipped fans) for precise airflow control and monitoring. It is close to maintenance free and can be integrated in compact enclosures (for example tape drive tray or even an ATX PSU case...). More info at the Wiki page
Updated -