- 29 Nov, 2018 1 commit
-
-
li hongming authored
-
- 11 Sep, 2018 1 commit
-
-
li hongming authored
-
- 09 Sep, 2018 1 commit
-
-
li hongming authored
Previous mattia's lowjitter board use the second ext clock, but in current WRSFL we can merge this ext clock to the normal ext clk. We could select the clk_ext_mul from the internal FPGA PLL (normal) or from the external AD9516(low jitter).
-
- 07 Sep, 2018 1 commit
-
-
li hongming authored
-
- 04 Sep, 2018 1 commit
-
-
hongming authored
-
- 25 Nov, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 23 Nov, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 22 Nov, 2016 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 21 Nov, 2016 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 18 Nov, 2016 11 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
https://github.com/AmeerAbdelhadi/Switched-Multiported-RAM Commit 2a460ed
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 12 Aug, 2016 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 04 Aug, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 03 Aug, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 01 Aug, 2016 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 28 Jul, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 14 Jul, 2016 1 commit
-
-
Grzegorz Daniluk authored
-
- 08 Apr, 2016 1 commit
-
-
Grzegorz Daniluk authored
This saves some resources (memory in the switching core) as we no longer forward frames to the endpoints that have no fiber connected.
-
- 02 Nov, 2015 1 commit
-
-
Ilia Slepnev authored
-
- 30 Oct, 2015 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 26 Aug, 2015 1 commit
-
-
Grzegorz Daniluk authored
-
- 19 Aug, 2015 2 commits
-
-
Grzegorz Daniluk authored
When high loads of random length traffic was going through the switch, there were situations that words_total for a new frame was set to fetch_pg_words(=cur_ll.size) for the previous frame. If fetch_pg_words was a small number the new frame was reported _done_ soon after it was started in the OutputBlock. Therefore the rest of the frame was staying in the async_shrink_fifo making a mess for subsequent frames. The final result was OB hanging in the frozen_cycle state.
-
Grzegorz Daniluk authored
Otherwise, counter gets crazy when watchdog resets the swcore and feeds all the endpoints and NIC with ack=1.
-
- 14 Jul, 2015 1 commit
-
-
Grzegorz Daniluk authored
-