- Jun 05, 2023
-
-
it has never been really finished to be useful timing: add enable (mask) input to dmtd_sampler
-
- May 22, 2023
-
-
Tristan Gingold authored
wr_gtx_phy_virtex6_lp: increase link down detect threshold so the LPDC PHY does… See merge request !5
-
- May 17, 2023
-
-
Tomasz Wlostowski authored
wr_gtx_phy_virtex6_lp: increase link down detect threshold so the LPDC PHY does not fail on jumbo frames
-
- May 11, 2023
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- May 09, 2023
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
Forgot to do that when porting the MDIO stuff to Cheby. Sorry Tristan :/
-
Tristan Gingold authored
-
- May 05, 2023
-
-
-
-
-
-
- we now use Cheby for the MDIO register layout (small changes in the naming) - dropped LPC_CTRL/LPC_STAT registers in favour of a full WB master interface to the PHY.
-
wr_endpoint: assume Endpoint's private sub-cores are always present. No need to declare them as components.
-
Kintex7 LPDC now has a proper WB interface for the LPDC/Xilinx DRP registers. Follow up in the Endpoint/PCS HDL in the subsequent commits
-
-
- May 02, 2023
-
-
(use with wrpc-sw freqmon command)
-
- Apr 26, 2023
-
-
Tristan Gingold authored
-
- Apr 25, 2023
-
-
Tristan Gingold authored
-
- Apr 21, 2023
-
-
Tristan Gingold authored
-
through the numerous layers of wrappers... :/
-
-
-
- Apr 18, 2023
-
-
Tristan Gingold authored
add files for gthe4-lp implementation See merge request !4
-
- Apr 12, 2023
-
-
Peter Jansweijer authored
-
- Mar 02, 2023
-
-
Tristan Gingold authored
-
Tristan Gingold authored
no upper bound for etherbone
-
- Jan 25, 2023
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- Nov 17, 2022
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- Nov 11, 2022
-
-
- Nov 04, 2022
-
-
Tristan Gingold authored
-
- Nov 01, 2022
-
-
Tristan Gingold authored
-
- Oct 31, 2022
-
-
Tristan Gingold authored
-
- May 23, 2022
-
-
Peter Jansweijer authored
-
Peter Jansweijer authored
It occurred (using Vivado 2021.2) that, when disconnecting the fiber from a timeTransmitter to a WR node timeReceiver, the link was not be up when re-establishing the connection. In a disconnect situation rx_cdr_lock starts to toggle (~2x '1', 2x '0' @ 16ns) which was undetected due to rx_cdr_lock_filtered.
-
Peter Jansweijer authored
-