Skip to content
GitLab
Explore
Sign in
Projects
White Rabbit core collection
Repository
Branches
Overview
Active
Stale
All
ci-test
26d2d7ae
·
testing new CI by Kostas
·
Feb 15, 2022
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
gsi_master_get_back_on_track
48f04c06
·
ftm4: added phy stuff
·
Feb 11, 2022
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
peter_211210_GTHe4_TXOUTCLK_Bug
6d93f15c
·
Is this a gthe4 wizzard bug?
·
Dec 10, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
spec7_master
7655749b
·
Add GTH selection for Artix UltraScale+ AU10, AU15
·
Dec 09, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-wrpc-v5-oversampled-ddmtd
52a19ff9
·
top/spec_ref_design: si57x disciplining demo @ 100 MHz
·
Oct 15, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
gsi_master_get_back_on_track_2022
fc654127
·
altera: added PHY Manifest.py (scu4)
·
Sep 15, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
spec_v5_with_62m5_dio_ouput
3b347340
·
replace dio(1) with 62.5 MHz out clock
·
Sep 07, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
diot-sb
6e64fab1
·
adding top project for DI/OT System Board
·
May 07, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
peter_210422_align10mhz
25f431c5
·
remove aligned_10mhz_o and restore PPS on Spare BullsEye
·
Apr 22, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-prbs-check-apr14
9d1f991f
·
wr_gthe4_phy_family7: add optional system IBERT
·
Apr 15, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-wrpc-riscv-for-adam-feb19
37c92c65
·
trivial testbench for the PRBS checker
·
Apr 14, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
jgarcia-spec7-ddr-pl-256-bit
6c434a4c
·
Support the DDR3 at PL as an XDMA AXI high-bandwidth peripheral for test purposes
·
Mar 10, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
jgarcia-spec7-ddr-pl
886d0b8a
·
Support the DDR3 at PL as a PS and XDMA AXI peripheral for test purposes
·
Mar 08, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
pascal_spidr4
6c060087
·
removed ps_uart
·
Jan 12, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
ML-tmp-btrain-debug-v6
354b935f
·
dirty hack to make simulation work
·
Jan 08, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
ML-tmp-debug-btrain
f8399d53
·
make simulation work
·
Jan 08, 2021
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Virtex5_PHY_fix
724f4a88
·
[Virtex5 PHY] drive rdy_o and cleanup
·
Dec 10, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-dec07
bf13e6b9
·
virtex5: bypass internal PHY 8b10b decoder + improved alignment detect/reset
·
Dec 07, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
ML-tmp-virtex5_phy_resets
8fa73b6e
·
[PHY/Virtex5] synchronize resets with rx_clk
·
Dec 05, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
greg-256k
2915154b
·
more LM32 memory for software development
·
Nov 13, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Prev
1
2
3
4
5
6
7
…
9
Next