Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7
Repository
33a2d158b012be68558939eb46601fd329d63a31
Switch branch/tag
spec7
hdl
top
spec7_ref_design
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
added a WORKING axi-2-wb bridge
· 33a2d158
Pascal Bos
authored
May 03, 2022
33a2d158
Name
Last commit
Last update
..
Manifest.py
Loading commit data...
gen_x_mhz.vhd
Loading commit data...
pll_62m5_500m.vhd
Loading commit data...
spec7_wr_hpsec_top.xdc
Loading commit data...
spec7_wr_hpsec_top_v2.xdc
Loading commit data...
spec7_wr_ref_top.bmm
Loading commit data...
spec7_wr_ref_top.vhd
Loading commit data...
spec7_wr_ref_top.xdc
Loading commit data...
spec7_wr_ref_top_v2.xdc
Loading commit data...
wr_irigb_conv.vhd
Loading commit data...
xwb_axi4lite_bridge.vhd
Loading commit data...
