- 18 May, 2021 4 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 26 Nov, 2020 5 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 25 Nov, 2020 3 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 23 Nov, 2020 4 commits
-
-
Federico Vaga authored
2.1.4 - 2020-11-23 ================== Fixed ----- - sw: SPEC driver detects the correct FLASH only on drivers reload
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Mamta Shukla authored
The SPI connection to the FLASH has 3 different configuration: FPGA-FLASH, GENNUM-FLASH, GENNUM-FPGA to program the FPGA from the FEC ,GENNUM-FGPA mode is needed, but to use the MTD driver FPGA-FLASH mode is required. Hence, enforce bootsel(GPIO) to FPGA-FLASH mode after firmware is loaded in GENNUM-FPGA mode and before initiating SPI communication & initializing the FPGA through spec_fpga_init(spec_gn412x) , to identify flash chip id from spi-ocores and m25p80 driver. Signed-off-by: Mamta Shukla <mamta.ramendra.shukla@cern.ch> Suggested-by: Federico Vaga <federico.vaga@cern.ch>
-
- 16 Nov, 2020 6 commits
-
-
Federico Vaga authored
2.1.3 - 2020-11-16 ================== Added ----- - sw,drv: module parameter to ignore bitstream version check (for development or debug) - sw: the spec-firmware-version tool can dump build-info Fixed ----- - hdl: DMA failures fixed with thight timing constraints
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 13 Nov, 2020 3 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
They were too relaxed, in particular the register sync which is used by FIFOs.
-
Tristan Gingold authored
-
- 12 Nov, 2020 4 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 09 Nov, 2020 11 commits
-
-
Federico Vaga authored
2.1.2 - 2020-11-09 ================== Fixed ----- - sw: automatize version validation
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
2.1.1 - 2020-11-09 ================== Fixed ----- - hdl: report the correct version in spec-golden design
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-