... | ... | @@ -205,7 +205,7 @@ Memory: DDR3 1333MHz |
|
|
|
|
|
(Data from INCAA, 19/10/16)
|
|
|
|
|
|
### Q: can I use the front-panel drawings for other purposes?
|
|
|
### Q: Can I use the front-panel drawings for other purposes?
|
|
|
|
|
|
A: Maybe we have not made that explicit on the mechanical drawings, but
|
|
|
the complete SPEC design, including the
|
... | ... | @@ -215,8 +215,17 @@ is shown on the [SPEC project page](https://www.ohwr.org/project/spec) |
|
|
(top-right). So yes, you may use these CERN drawings of the SPEC
|
|
|
front-panel in any way; modify, produce, sell. There is no need to ask
|
|
|
for permission, despite it is written on the drawing "This drawing may
|
|
|
not be used for commercial purposes without written
|
|
|
authorization".
|
|
|
not be used for commercial purposes without written authorization".
|
|
|
|
|
|
### Q: The Gennum PCIe bridge is at end-of-life. What will you do?
|
|
|
|
|
|
A: In January 2018 we started to work on defining a specification of a
|
|
|
new board, the [SPEC7](https://www.ohwr.org/project/spec7/wikis/), that
|
|
|
has the PCIe bridge integrated in the main FPGA.
|
|
|
As introducing a new design [can take three years from start to
|
|
|
production](https://www.ohwr.org/project/ed/wikis/planning#development-time),
|
|
|
it is likely that we stay until the year 2020 with the current SPEC
|
|
|
design.
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -334,6 +343,6 @@ project. |
|
|
|
|
|
-----
|
|
|
|
|
|
Matthieu Cattin, Erik van der Bij, Grzegorz Daniluk, Federico Vaga - 29
|
|
|
May 2017
|
|
|
Matthieu Cattin, Erik van der Bij, Grzegorz Daniluk, Federico Vaga - 1
|
|
|
February 2018
|
|
|
|