Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
M
Multi-channel Time Interval Counter and fine delay generator
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 3
    • Issues 3
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Multi-channel Time Interval Counter and fine delay generator
  • Wiki
  • Detailed status

Detailed status

Last edited by OHWR Gitlab support Mar 27, 2019
Page history

Detailed Status

Date Event
01-02-2016 Start working on project.
15-02-2016 Starting the first ADC board Design
05-03-2016 Finishing the first Design
05-03-2016 Starting the layout of the first ADC board
05-04-2016 Finishing the firsts design and layout, wait for review
12-04-2016 Presentation of the project, design and layout at CERN
15-04-2016 Full design and layout review at CERN
18-04-2016 Start looking for an other ADC with 4 input channels instead of 2
18-04-2016 Start looking on algorithms to find the delay between the incoming signals
19-04-2016 Start simulations to see how to improve the resolution of TDC
25-04-2016 Two possible algorithms are found
02-05-2016 Finally decided to use the ADC AD9253 as it has 4 input channels and looks like the previous one
15-05-2016 Start to update the schematics
23-05-2016 Finished the new schematics, waiting for review
31-05-2016 Finally decided to add a local oscillator in addition to the external one
31-05-2016 Searching for one local oscillator
03-06-2016 Oscillator found. Update the schematics
03-06-2016 Schematic updated. Wait for review
05-06-2016 Starting learning the MicroZed
21-06-2016 Review of the schematics
21-06-2016 Handling of the comments : adding a flip flop to reduce the FPGA output jitter
27-06-2016 Starting new layout
05-07-2016 Layout finished. Waiting for review
06-07-2016 Start MicroZed programming
13-07-2016 Layout Review at CERN
02-08-2016 Layout corrected, first prototype ordered
17-08-2016 Some problems with the DMA transfert, debugging
19-08-2016 Corrected the AXI transfert. The DMA is working
15-08-2016 Start working on the Filter Prototyping Board
26-08-2016 Finished the Filter Prototyping Board
30-08-2016 Filter Prototyping Board Review
02-09-2016 Three PCB produced, waiting for the assembly
16-09-2016 PCB mounted arrived and ready for debug
19-09-2016 PCB Debug started
21-09-2016 PCB Debug finished
21-09-2016 Low noise filter build, tests started
26-09-2016 RMS error on the measurements : 10 ps
07-10-2016 RMS error on the measurements : 3 ps

8th of November 2016 - Nicolas Boucquey

Clone repository
  • Board features
  • Delay measurements
  • Delay measurements for sampled signals
  • Design review 21062016
  • Design and layout review 15042016
  • Design and layout review 30082016
  • Detailed status
  • Documents
  • Documents
    • Adc board gerber files
    • Adc board design pdf 15 04 2016 old version
    • Adc board design pdf 21 06 2016
    • Adc board design pdf after revision
    • Boucquey master thesis
    • Cmos gate schematics
    • Filter board gerber files
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.