Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
S
Scalable MAROC Charge Sensitive Readout
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Scalable MAROC Charge Sensitive Readout
Wiki
Home
Home
· Changes
Page history
No commit message
authored
8 years ago
by
David Cussans
No commit message
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
Home.md
+3
-3
3 additions, 3 deletions
Home.md
with
3 additions
and
3 deletions
Home.md
View page @
6b5c6d9d
...
...
@@ -7,10 +7,10 @@ channels each with a fixed threshold discriminator and a slow shaper +
sample-and-hold + 12-bit ADC) to a FPGA. Read-out by Gigabit Ethernet
(firmware supplied supports IPBus). Multiple boards can be plugged
together to increase the channel count. Clocking circuitry compatible
with the White Rabbit implementation of PTP.
with the White Rabbit implementation of
PTP.
*
TEMPLATE TO BE FILLED
IN
**
PICT0015.JPG
[
![
](
/project/white-rabbit/uploads/11578355de03b7cc74a366b23b508c48/svectop_s.png
)
](/project/white-rabbit/uploads/0eeb5b430351eca8a4e76a5af3892c2c/svectop_l.png)
*SVEC V1 production board*
*
-
[
block
...
...
This diff is collapsed.
Click to expand it.