Scalable MAROC Charge Sensitive Readout

Couples a MAROC ASIC (64 channels each with a fixed threshold discriminator and a slow shaper + sample-and-hold + 12-bit ADC) to a FPGA. Read-out by Gigabit Ethernet (firmware supplied supports IPBus). Multiple boards can be plugged together to increase the channel count. Clocking circuitry compatible with the White Rabbit implementation of PTP. More info at the Wiki page

Project ID: 10878
Last commit
Last update
design_files Loading commit data...
firmware Loading commit data...
www Loading commit data...