- Oct 02, 2024
-
-
Vasco Guita authored
-
- Oct 01, 2024
-
-
Vasco Guita authored
-
- Sep 23, 2024
-
-
Vasco Guita authored
-
- Jul 24, 2024
-
-
Vasco Guita authored
-
- Sep 25, 2017
-
-
David Cussans authored
-
David Cussans authored
-
- Dec 01, 2016
-
-
David Cussans authored
-
- Oct 07, 2016
-
-
David Cussans authored
Modified "demo" to work with newer WhiteRabbit core Write "simple" example that just uses IPBus and Maroc cores ( no White Rabbit ) Started on the path towards "build out of the box" but not there yet.
-
- May 16, 2016
-
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
-
- Apr 27, 2016
-
-
David Cussans authored
-
- Apr 15, 2016
-
-
David Cussans authored
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@50 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@49 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@48 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
More firmware development: Took copies of firmware/hdl/i2c_master_* to avoid having to pull in. Wrote some test-benches for data mux code: dummyMarocADC_behavioural.vhd marocTimeStampMuxArray_tb.vhd marocTimeStampMux_tb.vhd marocTriggerTimeStampArray_tb.vhd marocTriggerTimeStamp_tb.vhd Added pick-and-place information to BoM git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@47 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Apr 06, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@46 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 24, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@45 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 18, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@44 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@43 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 17, 2016
-
-
David Cussans authored
marocInterface_rtl.vhd - Added external trigger from GPIO header as well as from DIN41612 connectors marocTriggerGenerator_rtl.vhd - added attributes to prevent synchronization steps being optimized to a shift register git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@42 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 07, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@41 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 03, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@40 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
- MarocConfiguration.py - passes configuration file name to MarocSC object and reads from configuration file. - MarocHistograms.py - replaced print statements with logger.info / logger.debug - MarocSC.py - debugged so can now read flags, parameters and register values from configuration file. - takeMarocData.py - added command line switch to set configuration file name git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@39 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 02, 2016
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@38 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
MarocConfiguration - class that writes to registers in FPGA , including register that controls interface to MAROC slow control. Reads data to write to slow control from CSV file. takeMarocData.py - passes number of events to readout thread. Passes file name to recording thread. Waits for threads to finish before exiting MarocRecording.py - eventually sorted out how to record to a ROOT file. Inefficient at the moment. MarocSC.py - started to add ability to store register values in CSV file as well as contents of MAROC SC registers. MarocHistogrammingThread.py,MarocReadoutThread.py,MarocRecordingThread.py,MarocUnpackingThread.py - when readout thread reaches event limit it passes a "special" event along processing pipeline that causes threads to exit. MarocRunControlThread.py - beginnings of a run-control thread. Not used at the moment. git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@37 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 01, 2016
-
-
David Cussans authored
takeMarocData - multi-threaded top level script to take data. MarocReadoutThread , MarocHistogrammingThread , MarocRecordingThread - classes that inherit from Threading class git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@36 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Jan 29, 2016
-
-
David Cussans authored
Some documentation changes Changed Slow control shift register to have optional reset before shifting data. ( Still at least one bug - doesn't store data shifted out of MAROC correctly ) Added register stages to risingEdgeDetect git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@35 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Dec 17, 2015
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@34 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- May 26, 2015
-
-
David Cussans authored
* marocInterface_rtl.vhd - detects the falling edge of status from marocADC * circuit to detect falling edge of status hdl/fallingEdgeDetect_rtl.vhd git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@33 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 31, 2015
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@32 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@31 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 30, 2015
-
-
David Cussans authored
Edited pc049a_top.vhd in order to only build the IPBus ( not the White Rabbit ) cores by default. Reduces power dissipation and keeps chip cooler. git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@30 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 27, 2015
-
-
David Cussans authored
Comissioning boards. * Took pictures of assembled boards. * Exported netlist from Circuit schematic. * Changed clocks to be 31.25MHz IPBus clock. * General tidying. Unfortunately, latest design doesn't respond to "ping".... git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@29 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Mar 23, 2015
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@27 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@26 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
- Feb 23, 2015
-
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@25 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-
David Cussans authored
git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@24 e1591323-3689-4d5a-aa31-d1a7cbdc5706
-