Can I use the following in each of my VHDL files and instantiate them without defining components in any of my VHDL files? library work; use work.all;