Fix a typo in one of the regex sentences at vlog_parser

parent 7976f8dc
......@@ -154,7 +154,8 @@ class VerilogPreprocessor(object):
re.DOTALL | re.MULTILINE)
return re.sub(pattern, replacer, text)
def _degapize(text):
""" Remove the not necessary 'gaps', i.e. escaped break lines"""
""" Create a list in which the verilog sentences are
stored in an ordered way -- and without empty 'gaps'"""
lempty = re.compile(r"^\s*$")
cline = None
lines = []
......@@ -625,7 +626,7 @@ class VerilogParser(DepParser):
r"(?:endmodule|endinterface)",
re.DOTALL | re.MULTILINE)
m_instantiation = re.compile(
r"(?:\A|\\s*)\s*(\w+)\s+(?:#\s*\(.*?\)\s*)?(\w+)\s*\(.*?\)\s*",
r"(?:\A|\s*)\s*(\w+)\s+(?:#\s*\(.*?\)\s*)?(\w+)\s*\(.*?\)\s*",
re.DOTALL | re.MULTILINE)
def do_module(text):
"""Function to be applied by re.sub to every match of the
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment