Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
c6882f82
Commit
c6882f82
authored
Sep 15, 2020
by
Istvan Kiss
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[add]IP core generator file support
parent
08a49025
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
14 additions
and
3 deletions
+14
-3
srcfile.py
hdlmake/sourcefiles/srcfile.py
+10
-1
diamond.py
hdlmake/tools/diamond.py
+4
-2
No files found.
hdlmake/sourcefiles/srcfile.py
View file @
c6882f82
...
...
@@ -235,6 +235,13 @@ class EDFFile(File):
"""EDIF Netlist Files"""
pass
class
IPXFile
(
File
):
"""This is the class providing the Lattice Diamond IP Express Manifest file"""
pass
class
LPCFile
(
File
):
"""This is the class providing the Lattice Diamond IP Customization file"""
pass
LATTICE_FILE_DICT
=
{
'ldf'
:
LDFFile
,
...
...
@@ -243,7 +250,9 @@ LATTICE_FILE_DICT = {
'edif'
:
EDFFile
,
'edi'
:
EDFFile
,
'edn'
:
EDFFile
,
'pcf'
:
PCFFile
}
'pcf'
:
PCFFile
,
'ipx'
:
IPXFile
,
'lpc'
:
LPCFile
}
# MICROSEMI/ACTEL FILES
...
...
hdlmake/tools/diamond.py
View file @
c6882f82
...
...
@@ -26,7 +26,7 @@
from
__future__
import
absolute_import
from
.makefilesyn
import
MakefileSyn
from
..sourcefiles.srcfile
import
EDFFile
,
LPFFile
,
VHDLFile
,
VerilogFile
from
..sourcefiles.srcfile
import
EDFFile
,
LPFFile
,
VHDLFile
,
VerilogFile
,
IPXFile
,
LPCFile
class
ToolDiamond
(
MakefileSyn
):
...
...
@@ -49,7 +49,9 @@ class ToolDiamond(MakefileSyn):
SUPPORTED_FILES
=
{
EDFFile
:
_LATTICE_SOURCE
.
format
(
'add'
),
LPFFile
:
_LATTICE_SETTINGS_DUMMY
.
format
(
'add -exclude'
)
+
'; '
+
_LATTICE_SOURCE
.
format
(
'enable'
)}
_LATTICE_SOURCE
.
format
(
'enable'
),
IPXFile
:
_LATTICE_SOURCE
.
format
(
'add'
),
LPCFile
:
_LATTICE_SOURCE
.
format
(
'add'
)}
HDL_FILES
=
{
VHDLFile
:
_LATTICE_SOURCE
.
format
(
'add'
),
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment