Remove superfluous assertion for a cleaner inheritance scheme

parent 7bd6d1ec
...@@ -184,9 +184,7 @@ class DepFile(File): ...@@ -184,9 +184,7 @@ class DepFile(File):
parsed and solved (Verilog, SystemVerilog, VHDL)""" parsed and solved (Verilog, SystemVerilog, VHDL)"""
def __init__(self, file_path, module): def __init__(self, file_path, module):
from hdlmake.module import Module
assert isinstance(file_path, six.string_types) assert isinstance(file_path, six.string_types)
assert isinstance(module, Module)
File.__init__(self, path=file_path, module=module) File.__init__(self, path=file_path, module=module)
self.file_path = file_path self.file_path = file_path
self.rels = set() self.rels = set()
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment