Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
8cd9c99c
Commit
8cd9c99c
authored
Apr 27, 2015
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixed issue with vcom, vmap and vsim options
parent
d342f521
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
1 deletion
+5
-1
sim_makefile_support.py
hdlmake/tools/common/sim_makefile_support.py
+5
-1
No files found.
hdlmake/tools/common/sim_makefile_support.py
View file @
8cd9c99c
...
...
@@ -64,7 +64,11 @@ class VsimMakefileWriter(MakefileWriter):
etc are defined by the specific tool.
"""
from
srcfile
import
VerilogFile
,
VHDLFile
,
SVFile
self
.
vlog_flags
.
append
(
self
.
__get_rid_of_vsim_incdirs
(
top_module
.
vlog_opt
))
self
.
vlog_flags
.
append
(
self
.
__get_rid_of_vsim_incdirs
(
top_module
.
vlog_opt
))
self
.
vcom_flags
.
append
(
top_module
.
vcom_opt
)
self
.
vmap_flags
.
append
(
top_module
.
vmap_opt
)
self
.
vsim_flags
.
append
(
top_module
.
vsim_opt
)
tmp
=
"""## variables #############################
PWD := $(shell pwd)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment