Skip to content

H
Hdlmake
Commit 07ab445c authored by Tristan Gingold's avatar Tristan Gingold
Browse files
Options

vlog_parser: remove unused functions and variables.

parent 67b7c1c6
Hide whitespace changes
Inline Side-by-side
Showing with 0 additions and 17 deletions
hdlmake/dep_file.py
View file @ 07ab445c
......@@ -171,8 +171,6 @@ class DepFile(File):
self.depends_on = set()
self.dep_level = None
self.is_parsed = False
self.file_path = file_path
self.include_paths = []
def add_relation(self, rel):
"""Add a new relation to the set provided by the file"""
......
hdlmake/srcfile.py
View file @ 07ab445c
......@@ -87,8 +87,6 @@ class VerilogFile(SourceFile):
self.include_dirs.extend(include_dirs)
self.include_dirs.append(path_mod.relpath(self.dirname))
self.parser = VerilogParser(self)
for dir_aux in self.include_paths:
self.parser.add_search_path(dir_aux)
self.is_include = is_include
......
hdlmake/vlog_parser.py
View file @ 07ab445c
......@@ -92,8 +92,6 @@ class VerilogPreprocessor(object):
def __init__(self):
self.vpp_stack = self.VLStack()
self.vlog_file = None
# List of `include search paths
self.vpp_searchdir = ["."]
# List of macro definitions
self.vpp_macros = []
# Dictionary of files sub-included by each file parsed
......@@ -276,11 +274,6 @@ class VerilogPreprocessor(object):
if n_expansions == 0:
return new_buf
def add_path(self, path):
"""Add a new path to the search directory list so that HDLMake
will search for found includes on it"""
self.vpp_searchdir.append(path)
def preprocess(self, vlog_file):
"""Assign the provided 'vlog_file' to the associated class property
and then preprocess and return the Verilog code"""
......@@ -542,12 +535,6 @@ class VerilogParser(DepParser):
def __init__(self, dep_file):
DepParser.__init__(self, dep_file)
self.preprocessor = VerilogPreprocessor()
self.preprocessed = False
def add_search_path(self, path):
"""Add a new candidate path to the Verilog preprocessor list
containing the include dir candidates"""
self.preprocessor.add_path(path)
def parse(self, dep_file):
"""Parse the provided Verilog file and add to its properties
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment