Skip to content

G
Gennum GN4124 core
Commit 53f5b0e3 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files
Options

update top-level test module

parent dae10403
Hide whitespace changes
Inline Side-by-side
Showing with 5 additions and 7 deletions
hdl/spec/rtl/spec_gn4124_test.vhd
View file @ 53f5b0e3
...@@ -206,7 +206,6 @@ architecture rtl of spec_gn4124_test is ...@@ -206,7 +206,6 @@ architecture rtl of spec_gn4124_test is
signal wbm_stall : std_logic; signal wbm_stall : std_logic;
signal wbm_err : std_logic; signal wbm_err : std_logic;
signal wbm_rty : std_logic; signal wbm_rty : std_logic;
signal wbm_int : std_logic;
-- CSR wishbone bus (slaves) -- CSR wishbone bus (slaves)
signal wb_adr : std_logic_vector(31 downto 0); signal wb_adr : std_logic_vector(31 downto 0);
...@@ -231,7 +230,6 @@ architecture rtl of spec_gn4124_test is ...@@ -231,7 +230,6 @@ architecture rtl of spec_gn4124_test is
signal dma_stall : std_logic; signal dma_stall : std_logic;
signal dma_err : std_logic; signal dma_err : std_logic;
signal dma_rty : std_logic; signal dma_rty : std_logic;
signal dma_int : std_logic;
signal ram_we : std_logic; signal ram_we : std_logic;
-- Interrupts stuff -- Interrupts stuff
...@@ -359,7 +357,6 @@ begin ...@@ -359,7 +357,6 @@ begin
csr_stall_i => wbm_stall, csr_stall_i => wbm_stall,
csr_err_i => wbm_err, csr_err_i => wbm_err,
csr_rty_i => wbm_rty, csr_rty_i => wbm_rty,
csr_int_i => wbm_int,
--------------------------------------------------------- ---------------------------------------------------------
-- DMA wishbone interface (master pipelined) -- DMA wishbone interface (master pipelined)
...@@ -374,8 +371,7 @@ begin ...@@ -374,8 +371,7 @@ begin
dma_ack_i => dma_ack, dma_ack_i => dma_ack,
dma_stall_i => dma_stall, dma_stall_i => dma_stall,
dma_err_i => dma_err, dma_err_i => dma_err,
dma_rty_i => dma_rty, dma_rty_i => dma_rty
dma_int_i => dma_int
); );
------------------------------------------------------------------------------ ------------------------------------------------------------------------------
...@@ -422,7 +418,6 @@ begin ...@@ -422,7 +418,6 @@ begin
wbm_err <= '0'; wbm_err <= '0';
wbm_rty <= '0'; wbm_rty <= '0';
wbm_int <= '0';
------------------------------------------------------------------------------ ------------------------------------------------------------------------------
-- CSR wishbone bus slaves -- CSR wishbone bus slaves
...@@ -513,7 +508,6 @@ begin ...@@ -513,7 +508,6 @@ begin
dma_err <= '0'; dma_err <= '0';
dma_rty <= '0'; dma_rty <= '0';
dma_int <= '0';
------------------------------------------------------------------------------ ------------------------------------------------------------------------------
......
hdl/spec/syn/.gitignore 0 → 100644
View file @ 53f5b0e3
*
!README
!.gitignore
!Manifest.py
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment