Programming languages used in this repository

  •   VHDL
    94.96 %
  •   SystemVerilog
    3.57 %
  •   Stata
    1.26 %
  •   Python
    0.22 %

Commit statistics for master Apr 29 - Nov 03

  • Total: 294 commits
  • Average per day: 0.1 commits
  • Authors: 12

Commits per day of month

Commits per weekday

Commits per day hour (UTC)