Skip to content
Snippets Groups Projects
Commit e2212978 authored by Matthieu Cattin's avatar Matthieu Cattin
Browse files

Synchronise dma irq pulses to csr_wb clock.

parent fc0e1574
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment