Rewrite the word default to default_val
This is because since the VHDL 2008 standard the word “default” is a reserved word. See wr-cores#101 for more info
Please register or sign in to comment
This is because since the VHDL 2008 standard the word “default” is a reserved word. See wr-cores#101 for more info