An error occurred while loading the file. Please try again.
-
Unai Sainz-Estebanez authoredThis is because since the VHDL 2008 standard the word “default” is a reserved word. See wr-cores#101 for more info
71c4d362
This is because since the VHDL 2008 standard the word “default” is a reserved word. See wr-cores#101 for more info