-
Wesley W. Terpstra authored
Each clock domain needs a separate reset line. However, one cannot reset only a single domain---that could cause inconsistency at clock crossing boundaries. This change splits reset lines per clock domain and centralizes generation.
1f7fae25
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | ||
sys_pll.vhd | ||
wishbone_demo.sdc | ||
wishbone_demo_top.vhd |