• Tomasz Wlostowski's avatar
    sim: start redesign/cleanup of the SystemVerilog testing code: · 9e8af761
    Tomasz Wlostowski authored
    - rework simdrv_defs into a package
    - use SV queues instead of dynamic arrays in the APIs (as they resemble C++'s std::vector a bit more, hence are more convenient to use)
    - added AXI4 BFMs from the PULP project library
    - added a bunch of simulation drivers (for the VUART & LM32 MCS cores)
    - added a trivial unit test/logging "framework" (see logger.svh)
    
    Note these changes will break your legacy testbenches, here's how to fix the most common issues:
    - Replace the includes of simdrv_defs.svh indo an include of "gencores_sim_defs.svh" followed by
      import of gencores_sim_pkg package
    - If your code uses CBusAccessor::readm/writem, change the addr/data parameters to use SV queues instead of dynamic arrays
    9e8af761
Name
Last commit
Last update
..
axi Loading commit data...
drivers Loading commit data...
gc_fsm_watchdog Loading commit data...
regs Loading commit data...
vhdl Loading commit data...
wb_i2c_bridge Loading commit data...
wishbone Loading commit data...
Manifest.py Loading commit data...
gencores_sim_defs.svh Loading commit data...
gencores_sim_pkg.sv Loading commit data...
logger.svh Loading commit data...
onewire_slave_model.v Loading commit data...
serializable.svh Loading commit data...
simdrv_wb_spi.svh Loading commit data...