Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Platform-independent core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
5
Merge Requests
5
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Platform-independent core collection
Merge Requests
Open
5
Merged
43
Closed
18
All
66
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Popularity
Label priority
Resolve "fine_pulse_gen: tune clocking"
!40
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
Resolve "genram_pkg: disable bound checking in synthesis"
!39
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
Resolve "gc_serial_dac avoid overwrite"
!38
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
Resolve "add keep attributes"
!37
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
Resolve "gc_pulse_synchronizer2 use async reset"
!36
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
Resolve "gc_sync (and other CDC constraints) not recognized by Vivado"
!35
· opened
Jun 01, 2023
by
Tristan Gingold
MERGED
0
updated
Jun 01, 2023
wb_fine_pulse_gen: migrate to cheby, add variants
!34
· opened
May 02, 2023
by
Tristan Gingold
MERGED
0
updated
May 02, 2023
Fix vuart with fifo in wb_uart
!33
· opened
May 02, 2023
by
Tristan Gingold
MERGED
6
updated
May 08, 2023
Add DSP cores
!32
· opened
May 02, 2023
by
Tristan Gingold
MERGED
3
updated
May 10, 2023
Resolve "wb_spi incorrect number of bits transmitted when toggling `CHAR_LEN` config"
!31
· opened
Apr 18, 2023
by
Tristan Gingold
MERGED
0
updated
Apr 18, 2023
Resolve "gen_buildinfo to support unicode characters"
!30
· opened
Apr 04, 2023
by
Dimitris Lampridis
MERGED
0
updated
Apr 04, 2023
Merge proposed master into master
!29
· opened
Jan 16, 2023
by
Dimitris Lampridis
MERGED
1
updated
Jan 17, 2023
Adding Testbench for AXI cores
!28
· opened
Jan 13, 2023
by
Konstantinos Blantos
proposed_master
MERGED
18
updated
Jan 16, 2023
2 new WB cores
!26
· opened
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
MERGED
4
updated
Dec 16, 2022
Genrams improvements
!25
· opened
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
MERGED
2
updated
Dec 16, 2022
Resolve "tools: generate version information in gen_sourceid.py"
!21
· opened
Dec 15, 2022
by
Dimitris Lampridis
MERGED
2
updated
Dec 15, 2022
hdl/sim: Protect CIWBMasterAccessor against multiple requests
!19
· opened
Jul 14, 2022
by
Dimitris Lampridis
proposed_master
MERGED
17
updated
Jul 18, 2022
Add scoped XDC constraints for CDC modules
!16
· opened
Sep 30, 2021
by
Adrian Byszuk
proposed_master
MERGED
1
updated
Oct 01, 2021
Fix reset CDC issue in gc_sync_word_rd
!15
· opened
Sep 28, 2021
by
Adrian Byszuk
proposed_master
MERGED
1
updated
Sep 29, 2021
Fix wb_ack_o violation in wb_simple_timer
!14
· opened
Sep 28, 2021
by
Adrian Byszuk
proposed_master
MERGED
1
updated
Sep 29, 2021
Prev
1
2
3
Next