Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Platform-independent core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
18
Issues
18
List
Board
Labels
Milestones
Merge Requests
5
Merge Requests
5
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Platform-independent core collection
Commits
cfe9afe1
Commit
cfe9afe1
authored
Jun 17, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wishbone.md: add a diagram.
parent
1bbeef0b
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
0 deletions
+7
-0
wishbone.md
doc/wishbone.md
+7
-0
No files found.
doc/wishbone.md
View file @
cfe9afe1
...
...
@@ -147,6 +147,13 @@ Note that if ACK is combinational, a transaction requires at least 2 cycles:
{name: 'ack', wave: '0.10'}
]}
_
_| |_
____ __
_^ v____/ \__
[]
_____ ____
X_____X____
For block read/write, STB has to be deasserted before starting a transfer:
{signal:
[
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment