Skip to content

P
Platform-independent core collection
Commit 86631ae4 authored by Tomasz Wlostowski's avatar Tomasz Wlostowski
Browse files
Options

common: added gc_word_packer to manifest and package

parent 73afb30e
Hide whitespace changes
Inline Side-by-side
Showing with 19 additions and 2 deletions
modules/common/Manifest.py
View file @ 86631ae4
......@@ -13,4 +13,5 @@ files = [ "gencores_pkg.vhd",
"gc_dual_clock_ram.vhd",
"gc_wfifo.vhd",
"gc_rr_arbiter.vhd",
"gc_prio_encoder.vhd"];
"gc_prio_encoder.vhd",
"gc_word_packer.vhd"];
modules/common/gencores_pkg.vhd
View file @ 86631ae4
......@@ -6,7 +6,7 @@
-- Author : Tomasz Wlostowski
-- Company : CERN
-- Created : 2009-09-01
-- Last update: 2012-07-05
-- Last update: 2012-09-13
-- Platform : FPGA-generic
-- Standard : VHDL '93
-------------------------------------------------------------------------------
......@@ -243,6 +243,22 @@ package gencores_pkg is
grant_o : out std_logic_vector(g_size-1 downto 0);
grant_comb_o : out std_logic_vector(g_size-1 downto 0));
end component;
component gc_word_packer
generic (
g_input_width : integer;
g_output_width : integer);
port (
clk_i : in std_logic;
rst_n_i : in std_logic;
d_i : in std_logic_vector(g_input_width-1 downto 0);
d_valid_i : in std_logic;
d_req_o : out std_logic;
flush_i : in std_logic := '0';
q_o : out std_logic_vector(g_output_width-1 downto 0);
q_valid_o : out std_logic;
q_req_i : in std_logic);
end component;
procedure f_rr_arbitrate (
signal req : in std_logic_vector;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment