Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Platform-independent core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
5
Merge Requests
5
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Platform-independent core collection
Commits
568f79d4
Commit
568f79d4
authored
Mar 10, 2023
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wb_uart: fixed broken VUART functionality with FIFOs enabled
parent
3d2d1220
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
3 deletions
+2
-3
wb_simple_uart.vhd
modules/wishbone/wb_uart/wb_simple_uart.vhd
+2
-3
No files found.
modules/wishbone/wb_uart/wb_simple_uart.vhd
View file @
568f79d4
...
...
@@ -240,9 +240,8 @@ begin -- arch
gen_phys_fifos
:
if
g_WITH_PHYSICAL_UART_FIFO
generate
rx_fifo_wr
<=
not
rx_fifo_full
and
phys_rx_ready
;
tx_fifo_wr
<=
not
tx_fifo_full
and
(
regs_out
.
tdr_tx_data_wr_o
or
(
f_to_sl
(
g_WITH_VIRTUAL_UART
)
and
regs_out
.
host_tdr_data_wr_o
)
);
rx_fifo_wr
<=
not
rx_fifo_full
and
(
phys_rx_ready
or
(
f_to_sl
(
g_WITH_VIRTUAL_UART
)
and
regs_out
.
host_tdr_data_wr_o
)
);
tx_fifo_wr
<=
not
tx_fifo_full
and
regs_out
.
tdr_tx_data_wr_o
;
tx_fifo_reset_n
<=
rst_n_i
and
not
regs_out
.
cr_tx_fifo_purge_o
;
rx_fifo_reset_n
<=
rst_n_i
and
not
regs_out
.
cr_rx_fifo_purge_o
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment