Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Platform-independent core collection
Manage
Activity
Members
Labels
Plan
Issues
15
Issue boards
Milestones
Wiki
Code
Merge requests
5
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Platform-independent core collection
Repository
authored
6b5f9228a561ddee246e70473d455e4b6137cda8
Select Git revision
Branches
20
master
default
protected
gsi_fallout_release_quartus_23_1_1
56-axi4_pkg-incorrect-width
gsi_fallout_release
harvey-dev
wrs-v4-dev
gsi_master_get_back_on_track_2024
52-possible_fix_in_wb_uart_rx_fifo
51-inferred_async_fifo_dual_reset-spurious-pulse-on-almost_full_int-after-reset
tom-wrpcv5-dev
47-revert-version-of-wb_uart
46-demo_vunit_ghdl_testbench
45-addition-of-a-register-in-wb_uart-to-show-the-endianess
proposed_master
protected
cordic_changes
hm-wrslj-v6
sowarzan-rf
tom-proposed-master
tom-uart-fixes
wrpc-v4.2-damc-fmc2zup
Tags
20
wr-switch-sw-v8.0
wr-switch-sw-v7.0
wr-switch-sw-v6.0
v1.1.4
v1.1.3
v1.1.2
v1.1.1
v1.1.0
spec7_v4.2
btrain-v1.2
v1.0.2
v1.0.1
v1.0.4
v1.0.3
v1.0.0
btrain-v2.5
wr-btrain-v1.1
masterFIP_v1.1.0
wrpc-v4.2
wrpc-v4.1
40 results
general-cores
doc
Compare
History
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Copy HTTPS clone URL
Copy SSH clone URL
ssh://git@ohwr.org:7999/project/general-cores.git
Copy HTTPS clone URL
https://ohwr.org/project/general-cores.git
Name
Last commit
Last update
..
sim/gc_fsm_watchdog
sim/regs
sim/wb_i2c_bridge
sim/if_wb_link.svh
sim/if_wb_master.svh
sim/if_wb_slave.svh
sim/if_wishbone_accessor.svh
sim/if_wishbone_defs.svh
sim/if_wishbone_types.svh
sim/simdrv_defs.svh