OHWR general-cores VHDL library -------------------------------- TEST RELEASE - NOT READY FOR USE!
Tomasz Wlostowski
authored
genrams: increased width of internal byte select array to avoid compilation/synthesis errors on rams wider than 64 bits
| Name | Last commit | Last update |
|---|---|---|
| modules | ||
| sim | ||
| testbench/wishbone | ||
| .gitignore | ||
| Manifest.py | ||
| README |