Skip to content
Snippets Groups Projects
Select Git revision
  • 45-addition-of-a-register-in-wb_uart-to-show-the-endianess
  • 46-demo_vunit_ghdl_testbench
  • 47-revert-version-of-wb_uart
  • 51-inferred_async_fifo_dual_reset-spurious-pulse-on-almost_full_int-after-reset
  • 52-possible_fix_in_wb_uart_rx_fifo
  • 56-axi4_pkg-incorrect-width
  • Fixed-latency-streamers
  • ML-new_wrs-4_resource_eval
  • altera_works
  • btrain-v1.2
  • cleanup_includes
  • cordic_changes
  • esrf_v1.1.1
  • feature/i2c/modernise
  • feature/wb_spi-sim
  • for-simulated-hw
  • greg-fifo
  • gsi_fallout_release
  • gsi_fallout_release_quartus_23_1_1
  • gsi_master
  • wr-switch-sw-v8.0
  • wr-switch-sw-v7.0
  • wr-switch-sw-v6.0
  • v1.1.4
  • v1.1.3
  • v1.1.2
  • v1.1.1
  • v1.1.0
  • spec7_v4.2
  • btrain-v1.2
  • v1.0.2
  • v1.0.1
  • v1.0.4
  • v1.0.3
  • v1.0.0
  • btrain-v2.5
  • wr-btrain-v1.1
  • masterFIP_v1.1.0
  • wrpc-v4.2
  • wrpc-v4.1
40 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.026Apr2524171211226Mar1411765413Feb130Jan2824221014Dec1130Nov2920161087331Oct2919121117Sep13111010Aug763230Jul2719Jun829May2329Apr26Mar2523201916141398529Feb30Jan2314Dec1328Nov171331Oct111027Sep625Aug221816151084323Jun2May16Mar28Feb2720171410326Jan15Dec29Nov28231727Oct1713527Sep30Aug252416Jun26Apr22216130Mar6Jan18Nov1716121Oct12Aug7Jul315Apr25Feb24179Dec14Aug431Jul1730Jun10522May21201530Apr2517144128Mar20527Feb2614621Jan14920Dec1816429Nov2826221530Oct25241824Sep1893230Aug2822147529Jul24Jun22May211086330Apr262523151258Mar5128Feb2625211915141311528Jan14Dec22Nov16152Oct31Aug293110Jul9621Jun1925May242218148724Apr231817131254330Mar2815131276529Feb31Jangenrams: rework g_show_ahead feature.README: complete with missing common designs (WIP).README.md: WIP - add more descriptions.WIP: more descriptions in README.mdAdd a top-level README (WIP)adding Axi4lite Master to WB Slave bridgegenrams: add initial values to rcb and wcb in async fifos to make simulators happierMerge branch 'dlamprid-dev' into proposed_mastertools: make mem_init_gen.py executableAdd clarifications for wishbone.wb_pcie: converted arria2 ip to quartus 18.1gsi_master_q18.1gsi_master_q18.1pcie_altera: improved arria 10 support for all deviceswb_pcie: updated arria10gx_e3p1_pcie_hip to current FPGApcie_altera: adapted arria10_pcie_hip and arria10gx_pcie_hip to quartus 18network: moved arria 10 fileswb_pcie: added pcie hip for gx genericwb_pcie: added pcie hip for sx genericwb_pcie: added pcie hip for gx scu4wb_pcie: added pcie hip for gx e3p1wb_pcie: added arria 10 tcl scriptswb_pcie: added arria 10 HIPswb_pcie: added arria 10 supportnetwork: added single_region for arria 10network: added global_region for arria 10network: added dual_region for arria 10network: added arria 10 tcl and qip filesnetwork: added arria 10 support to Manifest.pygenrams: cleanup of inferred_async_fifoscrossbar: add possibility to silence info messages during simulationintroduce sfp i2c adapter modulehdl: minor cleanup of async fifos sourceshdl: implement g_show ahead for async fifoshdl: add label and fix sensitivity list for p_rd_ptr_mux process in inferred sync fifogc_sync_word_wr: improve speed (use toggling).gc_sync_ffs: add a comment.Add gc_sync_word_wr module.tools/sdb_desc_gen.tcl: try to figure out remote url when remote name is not "origin"xwb_axi4_bridge: conform (hopefully more) to the AXI4 specificationwrpc-v4.2-sis83…wrpc-v4.2-sis8300kuxwb_register: introduce FSM for proper handling WB classic ACKswishbone_pkg: remove unused declarations.