Skip to content
Snippets Groups Projects
Select Git revision
  • 45-addition-of-a-register-in-wb_uart-to-show-the-endianess
  • 46-demo_vunit_ghdl_testbench
  • 47-revert-version-of-wb_uart
  • 51-inferred_async_fifo_dual_reset-spurious-pulse-on-almost_full_int-after-reset
  • 52-possible_fix_in_wb_uart_rx_fifo
  • 56-axi4_pkg-incorrect-width
  • Fixed-latency-streamers
  • ML-new_wrs-4_resource_eval
  • altera_works
  • btrain-v1.2
  • cleanup_includes
  • cordic_changes
  • esrf_v1.1.1
  • feature/i2c/modernise
  • feature/wb_spi-sim
  • for-simulated-hw
  • greg-fifo
  • gsi_fallout_release
  • gsi_fallout_release_quartus_23_1_1
  • gsi_master
  • wr-switch-sw-v8.0
  • wr-switch-sw-v7.0
  • wr-switch-sw-v6.0
  • v1.1.4
  • v1.1.3
  • v1.1.2
  • v1.1.1
  • v1.1.0
  • spec7_v4.2
  • btrain-v1.2
  • v1.0.2
  • v1.0.1
  • v1.0.4
  • v1.0.3
  • v1.0.0
  • btrain-v2.5
  • wr-btrain-v1.1
  • masterFIP_v1.1.0
  • wrpc-v4.2
  • wrpc-v4.1
40 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.023Jan222117161513Dec1111Nov425Oct242322211814827Sep191110929Aug762129Jul24191615111019Jun171454331May282320161087629Apr262524171211226Mar1411765413Feb130Jan2824221014Dec1130Nov2920161087331Oct2919121117Sep13111010Aug763230Jul2719Jun829May2329Apr26Mar2523201916141398529Feb30Jan2314Dec1328Nov171331Oct111027Sep625Aug221816151084323Jun2May16Mar28Feb2720171410326Jan15Dec29Nov28231727Oct1713527Sep30Aug252416Jun26Apr22216130Mar6Jan18Nov1716121Oct12Aug7Jul315Apr25Feb24179Dec14Aug431Jul1730Jun10522May21201530Apr2517144128Mar20527Feb2614621Jan14920Dec1816429Nov2826221530Oct25241824Sep1893230Aug2822147529Jul24Jun22May211086330Apr262523151258Mar5128Feb2625211915141311528Jan14Dec22Nov16152Oct31Aug293110Jul9621Jun1925May242218148724Apr231817131254330Mar28wb_uart: removed last fixaltera/generic_dpram: added g_fail_if_file_not_found genericwb_uart: ugly hack to fix our build flow, based on hdlmakewb_uart: Manifest cleanupMerge remote-tracking branch 'origin/develop' into proposed_master[sim] rewrite of the WB master interfacexwb_simple_uart: removed entity work pathgenram_pkg: added component inferred_async_fifo_dual_rstgeneric_async_fifo_dual_rst: removed entity work pathwishbone_pkg.vhd: added/modified f_sdb_auto_XXX/f_sdb_XXX_stringmodules/wishbone: solved merge conflictsMerge branch 'release/v1.0.3' into developMerge branch 'release/v1.0.3'update changelog for v1.0.3v1.0.3v1.0.3[sw] add more file to ignoreManifest.py: added matrix_pkg.vhdwishbone_pkg.vhd: removed merge artefacts[common] add VHDL functions to upper/lower case characters and stringsaxi4_pkg: increase address withtom-svec7-teststom-svec7-testsmerge: master <=> gsi arria 10 development branch(es)merge: master <=> gsi_masternetworks/Manifest.py: removed arria10_gx stuffwrpc-v4.2_gsi_a…wrpc-v4.2_gsi_a10_cleanupaltera -> arria10 -> pcie: removed autogenerated files (even xml, qip, ...)altera networks/wb_pcie: added dot sopcinfo to gitignorealtera -> arria10 -> pcie: removed autogenerated filesarria10gx_scu4_pcie_hip: added .gitignorearria10gx_e3p1_pcie_hip: added .gitignorealtera -> networks: removed autogenerated filesaltera -> networks: added .gitignoreMerge branch 'release/v1.0.2'update CHANGELOG for releasev1.0.2v1.0.2ci: add job to deploy RPMsMerge branch 'release/v1.0.1' into developMerge branch 'release/v1.0.1'update CHANGELOG for releasev1.0.1v1.0.1sw: imrpove building systemrelicense drivers to GPL-2.0fix add again README.mdfixup! Move content from README.md to README.rstalign CHANGELOG.rst like in other projects