Skip to content
Snippets Groups Projects
Select Git revision
  • 45-addition-of-a-register-in-wb_uart-to-show-the-endianess
  • 46-demo_vunit_ghdl_testbench
  • 47-revert-version-of-wb_uart
  • 51-inferred_async_fifo_dual_reset-spurious-pulse-on-almost_full_int-after-reset
  • 52-possible_fix_in_wb_uart_rx_fifo
  • 56-axi4_pkg-incorrect-width
  • Fixed-latency-streamers
  • ML-new_wrs-4_resource_eval
  • altera_works
  • btrain-v1.2
  • cleanup_includes
  • cordic_changes
  • esrf_v1.1.1
  • feature/i2c/modernise
  • feature/wb_spi-sim
  • for-simulated-hw
  • greg-fifo
  • gsi_fallout_release
  • gsi_fallout_release_quartus_23_1_1
  • gsi_master
  • wr-switch-sw-v8.0
  • wr-switch-sw-v7.0
  • wr-switch-sw-v6.0
  • v1.1.4
  • v1.1.3
  • v1.1.2
  • v1.1.1
  • v1.1.0
  • spec7_v4.2
  • btrain-v1.2
  • v1.0.2
  • v1.0.1
  • v1.0.4
  • v1.0.3
  • v1.0.0
  • btrain-v2.5
  • wr-btrain-v1.1
  • masterFIP_v1.1.0
  • wrpc-v4.2
  • wrpc-v4.1
40 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.015Dec142123Nov84310Oct7Sep110Aug83229Jul282520181628Jun2231May1222Mar1325Feb1711310Jan16Dec26Oct130Sep292823Aug929Jul11May615Apr11Mar17Feb161221Jan181512617Dec1611922Oct76130Sep181715149327Aug2619146324Jul1716973123Jun25May1913116430Apr24232120191614119732130Mar26171311654325Feb2019171330Jan2923222117161513Dec1111Nov425Oct242322211814827Sep191110929Aug762129Jul24191615111019Jun171454331May282320161087629Apr262524171211226Mar1411765413Feb130Jan2824221014Dec1130Nov2920161087331Oct2919121117Sep13111010Aug763230Jul2719Jun829May2329Apr26Mar2523201916141398529Feb30Jan2314Dec1328Nov171331Oct111027Sep625Aug221816151084323Jun2May16Mar28Feb2720171410326Jan15Decgenrams: declare generic_dpram_split component in the genram_pkg packagegenrams: added g_implementation_hint RAM/FIFO attribute allowing to select the memory primitive used to implement the RAM.inferred_async_fifo: avoid nested 'others' clause in signal initialization to keep ISE (Virtex5) happyUpdated README.md with info about the DSP corestom-mr-dsp-corestom-mr-dsp-coresdsp: fix licensing, remove untested/unused/unlicensed codedsp/gc_cordic: move testbench to use Logger/UnitTest codedsp/gc_pi_regulator.vhd : limit is a reserved word in AMS-VHDL (ghdl warning), changing to lim and removing unused signal.dsp/gc_pi_regulator: synthesis fails when g_INTEGRATOR_BITS is bigger than 32 as the vhdl integer type is only 32 bits wide. Removing unused constants.dsp/gc_pi_regulator: added enable input, fixed pipelining and strobe signals propagationdsp/gc_soft_ramp_switch: added immediate kill/squelch output control signaldsp/gc_pi_regulator: fix error calculation signednessdsp/gc_iq_demodulator: sine should be 90 degrees after cosinedsp/gc_integer_divide: fix porting errors from uRVdsp: new IPs - integer divide/remainder unit and soft ramping switchdsp: rewrite gc_pi_regulatordsp: fixed sync (LO phase align) input in the I/Q (de)modulatorsdsp: testbench for gc_pipelined_fir_filterdsp/gc_iq_demodulator: remove decimation. Not used anywaydsp: added generic pipelined FIR filter coredsp/gc_cordic: make saturated math optional through a genericdsp: testbench for gc_cordicdsp/gc_cordic: fix translation errors introduced while porting the design from VEmodules/dsp: a collection of simple DSP cores from the SY-RF-FB's CommonVisual library.axi4_pkg: Added missing AxPROT fields + fixed WSTRB length in AXI4-Full record typedefstom-mr-axi-pack…tom-mr-axi-package-fixesaxi4_pkg: increase address with to 64 bits in AXI4-full record typedefsaxi4_pkg: declare AXI4 burst type constantsaxi4_pkg: define default 512-bit AXI4-Full master output constantsim: updated license headerstom-mr-sv-sim-r…tom-mr-sv-sim-reworktestbench: update SV Manifests to reflect changes in the naming/files of simulation packagestestbench: added .gitignoresim: provide legacy 'simdrv_defs' header for limited backward compatibilitysim: removed duplicate Wishbone definitions headersim: follow up with the API changes in CWishboneAccessor classsim: regenerated PWM & UART IP registers for SV simulation modelssim: Redesign and cleanup of the common SystemVerilog testing code:Merge branch '33-tools-generate-version-information-in-gen_sourceid-py' into 'master'tools: add version info from tag to gen_sourceid.pytools: add a couple of missing newlines to gen_sourceid.py outputtools: add comment to gen_sourceid.py explaining difference with gen_buildinfo.pyMerge branch 'proposed_master'