Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Platform-independent core collection
Manage
Activity
Members
Labels
Plan
Issues
15
Issue boards
Milestones
Wiki
Code
Merge requests
5
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Platform-independent core collection
Commits
c8ae8906
Commit
c8ae8906
authored
13 years ago
by
Wesley W. Terpstra
Committed by
Tomasz Wlostowski
12 years ago
Browse files
Options
Downloads
Patches
Plain Diff
wb_crossbar: Refactor the variable names
Signed-off-by:
Tomasz Wlostowski
<
tomasz.wlostowski@cern.ch
>
parent
adaaa2be
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
modules/wishbone/wb_crossbar/xwb_crossbar.vhd
+8
-8
8 additions, 8 deletions
modules/wishbone/wb_crossbar/xwb_crossbar.vhd
with
8 additions
and
8 deletions
modules/wishbone/wb_crossbar/xwb_crossbar.vhd
+
8
−
8
View file @
c8ae8906
...
...
@@ -78,9 +78,9 @@ architecture rtl of xwb_crossbar is
signal
granted
:
matrix
;
procedure
main_logic
(
signal
granted
:
out
matrix
;
signal
slave_i
:
in
t_wishbone_slave_in_array
(
g_num_masters
-1
downto
0
)
;
signal
previous
:
in
matrix
)
is
signal
matrix_new
:
out
matrix
;
signal
matrix_old
:
in
matrix
;
signal
slave_i
:
in
t_wishbone_slave_in_array
(
g_num_masters
-1
downto
0
)
)
is
variable
acc
,
tmp
:
std_logic
;
variable
request
:
matrix
;
-- Which slaves do the masters address log(S)
variable
selected
:
matrix
;
-- Which master wins arbitration log(M) request
...
...
@@ -91,7 +91,7 @@ architecture rtl of xwb_crossbar is
for
slave
in
g_num_slaves
downto
0
loop
acc
:
=
'0'
;
for
master
in
g_num_masters
-1
downto
0
loop
acc
:
=
acc
or
(
previous
(
master
,
slave
)
and
slave_i
(
master
)
.
CYC
);
acc
:
=
acc
or
(
matrix_old
(
master
,
slave
)
and
slave_i
(
master
)
.
CYC
);
end
loop
;
sbusy
(
slave
)
:
=
acc
;
end
loop
;
...
...
@@ -100,7 +100,7 @@ architecture rtl of xwb_crossbar is
for
master
in
g_num_masters
-1
downto
0
loop
acc
:
=
'0'
;
for
slave
in
g_num_slaves
downto
0
loop
acc
:
=
acc
or
previous
(
master
,
slave
);
acc
:
=
acc
or
matrix_old
(
master
,
slave
);
end
loop
;
mbusy
(
master
)
:
=
acc
and
slave_i
(
master
)
.
CYC
;
end
loop
;
...
...
@@ -138,9 +138,9 @@ architecture rtl of xwb_crossbar is
for
slave
in
g_num_slaves
downto
0
loop
for
master
in
g_num_masters
-1
downto
0
loop
if
sbusy
(
slave
)
=
'1'
or
mbusy
(
master
)
=
'1'
then
granted
(
master
,
slave
)
<=
previous
(
master
,
slave
);
matrix_new
(
master
,
slave
)
<=
matrix_old
(
master
,
slave
);
else
granted
(
master
,
slave
)
<=
selected
(
master
,
slave
);
matrix_new
(
master
,
slave
)
<=
selected
(
master
,
slave
);
end
if
;
end
loop
;
end
loop
;
...
...
@@ -255,5 +255,5 @@ begin
end
generate
;
-- The main crossbar logic:
main_logic
(
matrix_new
,
slave_i
,
matrix_old
);
main_logic
(
matrix_new
,
matrix_old
,
slave_i
);
end
rtl
;
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment