Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Platform-independent core collection
Manage
Activity
Members
Labels
Plan
Issues
15
Issue boards
Milestones
Wiki
Code
Merge requests
5
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Platform-independent core collection
Commits
97dcaf39
Commit
97dcaf39
authored
11 years ago
by
Peter Jansweijer
Committed by
Grzegorz Daniluk
10 years ago
Browse files
Options
Downloads
Patches
Plain Diff
wb_uart: default 1 during reset avoids receiving spurious characters after reset
Tried in real hardware and this works better.
parent
b7cfb53c
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
modules/wishbone/wb_uart/uart_async_tx.vhd
+1
-1
1 addition, 1 deletion
modules/wishbone/wb_uart/uart_async_tx.vhd
with
1 addition
and
1 deletion
modules/wishbone/wb_uart/uart_async_tx.vhd
+
1
−
1
View file @
97dcaf39
...
...
@@ -144,7 +144,7 @@ begin -- behavioral
begin
if
rising_edge
(
clk_sys_i
)
then
if
rst_n_i
=
'0'
then
TxD
<=
'
0
'
;
TxD
<=
'
1
'
;
else
if
(
unsigned
(
state
)
<
to_unsigned
(
4
,
state
'length
)
or
(
state
(
3
)
=
'1'
and
muxbit
=
'1'
))
then
TxD
<=
'1'
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment