Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FSI Data Acquisition Path Gateware and Software
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
FSI Data Acquisition Path Gateware and Software
Commits
b4d09c9e
Commit
b4d09c9e
authored
Nov 24, 2021
by
Tristan Gingold
Committed by
Maciej Lipinski
Nov 26, 2021
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sys_top_dma.vhd: clear fifo errors and max at the start of a transfer
parent
81d2b6d6
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
10 additions
and
5 deletions
+10
-5
sys_top_dma.vhd
hdl/rtl/sys/sys_top_dma.vhd
+10
-5
No files found.
hdl/rtl/sys/sys_top_dma.vhd
View file @
b4d09c9e
...
...
@@ -159,11 +159,16 @@ begin
samples_valid_d
<=
samples_valid_i
;
-- Fifo stats
if
fifo_full
=
'1'
and
samples_valid_i
=
'1'
and
fifo_errs
/=
x"ff"
then
fifo_errs
<=
fifo_errs
+
1
;
end
if
;
if
unsigned
(
wr_count
)
>
fifo_max
then
fifo_max
<=
unsigned
(
wr_count
);
if
samples_start_i
=
'1'
then
fifo_errs
<=
(
others
=>
'0'
);
fifo_max
<=
(
others
=>
'0'
);
else
if
fifo_full
=
'1'
and
samples_valid_i
=
'1'
and
fifo_errs
/=
x"ff"
then
fifo_errs
<=
fifo_errs
+
1
;
end
if
;
if
unsigned
(
wr_count
)
>
fifo_max
then
fifo_max
<=
unsigned
(
wr_count
);
end
if
;
end
if
;
end
if
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment