Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha
Commits
fc3898af
Commit
fc3898af
authored
Jun 11, 2020
by
Evangelia Gousiou
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
spec syn optimizations
parent
e69cf523
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
514 additions
and
652 deletions
+514
-652
fmc_tdc_mezzanine.vhd
hdl/rtl/fmc_tdc_mezzanine.vhd
+1
-1
syn_extra_steps.tcl
hdl/syn/spec/syn_extra_steps.tcl
+4
-4
wr_spec_tdc.xise
hdl/syn/spec/wr_spec_tdc.xise
+505
-646
wr_spec_tdc.ucf
hdl/top/spec/wr_spec_tdc.ucf
+4
-1
No files found.
hdl/rtl/fmc_tdc_mezzanine.vhd
View file @
fc3898af
...
...
@@ -543,7 +543,7 @@ begin
-- TDC Mezzanine Board UniqueID&Thermometer OneWire --
---------------------------------------------------------------------------------------------------
U_OnewireIF
:
gc_ds182x_readout
cmp_fmc_onewire
:
gc_ds182x_readout
generic
map
(
g_CLOCK_FREQ_KHZ
=>
62500
,
g_USE_INTERNAL_PPS
=>
TRUE
)
...
...
hdl/syn/spec/syn_extra_steps.tcl
View file @
fc3898af
...
...
@@ -16,16 +16,16 @@ xilinx::project open $project_file
# 2. Register Duplication Map
xilinx::project set
"Enable Multi-Threading"
"
off
"
xilinx::project set
"Enable Multi-Threading"
"
off
"
-process
"Place & Route"
xilinx::project set
"Enable Multi-Threading"
"
Off"
-process
"Map
"
xilinx::project set
"Enable Multi-Threading"
"
2
"
-process
"Place & Route"
xilinx::project set
"Pack I/O Registers into IOBs"
"Yes"
xilinx::project set
"Pack I/O Registers/Latches into IOBs"
"For Inputs and Outputs"
xilinx::project set
"Register Duplication Map"
"Off"
xilinx::project set
"Register Duplication Map"
"On"
xilinx::project set
"Register Balancing"
"Yes"
xilinx::project set
"Placer Effort Level Map"
"High"
xilinx::project set
"Placer Extra Effort Map"
"Continue on Impossible"
xilinx::project set
"Extra Effort (Highest PAR level only)"
"Continue on Impossible"
...
...
hdl/syn/spec/wr_spec_tdc.xise
View file @
fc3898af
This source diff could not be displayed because it is too large. You can
view the blob
instead.
hdl/top/spec/wr_spec_tdc.ucf
View file @
fc3898af
...
...
@@ -162,7 +162,10 @@ NET "fmc0_tdc_in_fpga_1_i" IOSTANDARD = "LVCMOS25";
# Timing constraints and exceptions
#===============================================================================
#----------------------------------------
# IOB exceptions
#----------------------------------------
INST "cmp_fmc_tdc_mezzanine/cmp_tdc_mezz/cmp_fmc_onewire/*" IOB = FALSE;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment