Commit fc3898af authored by Evangelia Gousiou's avatar Evangelia Gousiou

spec syn optimizations

parent e69cf523
......@@ -543,7 +543,7 @@ begin
-- TDC Mezzanine Board UniqueID&Thermometer OneWire --
---------------------------------------------------------------------------------------------------
U_OnewireIF : gc_ds182x_readout
cmp_fmc_onewire : gc_ds182x_readout
generic map (
g_CLOCK_FREQ_KHZ => 62500,
g_USE_INTERNAL_PPS => TRUE)
......
......@@ -16,16 +16,16 @@ xilinx::project open $project_file
# 2. Register Duplication Map
xilinx::project set "Enable Multi-Threading" "off"
xilinx::project set "Enable Multi-Threading" "off" -process "Place & Route"
xilinx::project set "Enable Multi-Threading" "Off" -process "Map"
xilinx::project set "Enable Multi-Threading" "2" -process "Place & Route"
xilinx::project set "Pack I/O Registers into IOBs" "Yes"
xilinx::project set "Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs"
xilinx::project set "Register Duplication Map" "Off"
xilinx::project set "Register Duplication Map" "On"
xilinx::project set "Register Balancing" "Yes"
xilinx::project set "Placer Effort Level Map" "High"
xilinx::project set "Placer Extra Effort Map" "Continue on Impossible"
xilinx::project set "Extra Effort (Highest PAR level only)" "Continue on Impossible"
......
This source diff could not be displayed because it is too large. You can view the blob instead.
......@@ -162,7 +162,10 @@ NET "fmc0_tdc_in_fpga_1_i" IOSTANDARD = "LVCMOS25";
# Timing constraints and exceptions
#===============================================================================
#----------------------------------------
# IOB exceptions
#----------------------------------------
INST "cmp_fmc_tdc_mezzanine/cmp_tdc_mezz/cmp_fmc_onewire/*" IOB = FALSE;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment