Programming languages used in this repository
-
VHDL
69.33 %
-
C
9.82 %
-
SystemVerilog
9.8 %
-
Stata
7.38 %
-
Python
2.39 %
-
Makefile
0.55 %
-
Lua
0.47 %
-
Tcl
0.12 %
-
Verilog
0.09 %
-
Shell
0.04 %
-
sed
0.03 %
Commit statistics for master Mar 09 - Jul 29
- Total: 1077 commits
- Average per day: 0.3 commits
- Authors: 20
Commits per day of month
Commits per weekday
Commits per day hour (UTC)