Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
6b5e46a8
Commit
6b5e46a8
authored
Nov 27, 2017
by
Grzegorz Daniluk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
svec_tdc: add SPI Flash and 1-PPS out signals
parent
572973e6
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
32 additions
and
2 deletions
+32
-2
wr_svec_tdc.ucf
hdl/top/svec/wr_svec_tdc.ucf
+19
-1
wr_svec_tdc.vhd
hdl/top/svec/wr_svec_tdc.vhd
+13
-1
No files found.
hdl/top/svec/wr_svec_tdc.ucf
View file @
6b5e46a8
...
@@ -7,6 +7,12 @@ NET "tdc2_prsntm2c_n_i" LOC = AE29;
...
@@ -7,6 +7,12 @@ NET "tdc2_prsntm2c_n_i" LOC = AE29;
NET "tdc1_prsntm2c_n_i" IOSTANDARD = LVCMOS33;
NET "tdc1_prsntm2c_n_i" IOSTANDARD = LVCMOS33;
NET "tdc2_prsntm2c_n_i" IOSTANDARD = LVCMOS33;
NET "tdc2_prsntm2c_n_i" IOSTANDARD = LVCMOS33;
#----------------------------------------
#----------------------------------------
#
NET "pps_o" LOC = T28;
NET "pps_o" IOSTANDARD = "LVCMOS33";
#----------------------------------------
#----------------------------------------
# FMC1/FMC2 I2C
# FMC1/FMC2 I2C
#----------------------------------------
#----------------------------------------
...
@@ -28,6 +34,18 @@ NET "tdc2_sda_b" IOSTANDARD = LVCMOS33;
...
@@ -28,6 +34,18 @@ NET "tdc2_sda_b" IOSTANDARD = LVCMOS33;
NET "carrier_onewire_b" LOC = AC30;
NET "carrier_onewire_b" LOC = AC30;
NET "carrier_onewire_b" IOSTANDARD = LVCMOS33;
NET "carrier_onewire_b" IOSTANDARD = LVCMOS33;
#----------------------------------------
# SPI FLASH
#----------------------------------------
NET "spi_ncs_o" LOC = AG27;
NET "spi_ncs_o" IOSTANDARD = "LVCMOS33";
NET "spi_sclk_o" LOC = AG26;
NET "spi_sclk_o" IOSTANDARD = "LVCMOS33";
NET "spi_mosi_o" LOC = AH26;
NET "spi_mosi_o" IOSTANDARD = "LVCMOS33";
NET "spi_miso_i" LOC = AH27;
NET "spi_miso_i" IOSTANDARD = "LVCMOS33";
#----------------------------------------
#----------------------------------------
# PCB version
# PCB version
#----------------------------------------
#----------------------------------------
...
@@ -729,4 +747,4 @@ NET "tdc2_data_bus_io[0]" SLEW = FAST;
...
@@ -729,4 +747,4 @@ NET "tdc2_data_bus_io[0]" SLEW = FAST;
INST "*/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds*/clk_in" TNM = skew_limit;
INST "*/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds*/clk_in" TNM = skew_limit;
INST "*/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds*/clk_in" TNM = skew_limit;
INST "*/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds*/clk_in" TNM = skew_limit;
TIMESPEC TS_skew_limit = FROM "skew_limit" TO "FFS" 1 ns DATAPATHONLY;
TIMESPEC TS_skew_limit = FROM "skew_limit" TO "FFS" 1 ns DATAPATHONLY;
\ No newline at end of file
hdl/top/svec/wr_svec_tdc.vhd
View file @
6b5e46a8
...
@@ -171,6 +171,11 @@ entity wr_svec_tdc is
...
@@ -171,6 +171,11 @@ entity wr_svec_tdc is
uart_txd_o
:
out
std_logic
;
uart_txd_o
:
out
std_logic
;
-- 1-wire
-- 1-wire
carrier_onewire_b
:
inout
std_logic
;
carrier_onewire_b
:
inout
std_logic
;
-- SPI Flash
spi_sclk_o
:
out
std_logic
;
spi_ncs_o
:
out
std_logic
;
spi_mosi_o
:
out
std_logic
;
spi_miso_i
:
in
std_logic
;
-- SVEC PCB version
-- SVEC PCB version
pcb_ver_i
:
in
std_logic_vector
(
3
downto
0
);
pcb_ver_i
:
in
std_logic_vector
(
3
downto
0
);
-- Mezzanines presence
-- Mezzanines presence
...
@@ -181,6 +186,8 @@ entity wr_svec_tdc is
...
@@ -181,6 +186,8 @@ entity wr_svec_tdc is
fp_led_line_o
:
out
std_logic_vector
(
1
downto
0
);
fp_led_line_o
:
out
std_logic_vector
(
1
downto
0
);
fp_led_column_o
:
out
std_logic_vector
(
3
downto
0
);
fp_led_column_o
:
out
std_logic_vector
(
3
downto
0
);
pps_o
:
out
std_logic
;
-- VME interface
-- VME interface
VME_AS_n_i
:
in
std_logic
;
VME_AS_n_i
:
in
std_logic
;
VME_RST_n_i
:
in
std_logic
;
VME_RST_n_i
:
in
std_logic
;
...
@@ -737,10 +744,15 @@ begin
...
@@ -737,10 +744,15 @@ begin
tm_time_valid_o
=>
tm_time_valid
,
tm_time_valid_o
=>
tm_time_valid
,
tm_tai_o
=>
tm_utc
,
tm_tai_o
=>
tm_utc
,
tm_cycles_o
=>
tm_cycles
,
tm_cycles_o
=>
tm_cycles
,
-- SPI Flash
spi_sclk_o
=>
spi_sclk_o
,
spi_ncs_o
=>
spi_ncs_o
,
spi_mosi_o
=>
spi_mosi_o
,
spi_miso_i
=>
spi_miso_i
,
-- not used
-- not used
btn1_i
=>
'0'
,
btn1_i
=>
'0'
,
btn2_i
=>
'0'
,
btn2_i
=>
'0'
,
pps_p_o
=>
open
,
pps_p_o
=>
pps_o
,
-- aux reset
-- aux reset
rst_aux_n_o
=>
open
);
rst_aux_n_o
=>
open
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment