Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC-PROFINET
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
FMC-PROFINET
Issues
Open
2
Closed
96
All
98
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
NOR FLASH in v2.0 - S29GL256S10DHIV10
#98
· opened
Feb 22, 2024
by
Bernard Guncic
0
updated
Feb 22, 2024
replace dip-switch component with something smaller than used today
#97
· opened
Nov 16, 2023
by
Grzegorz Daniluk
v2.0
CLOSED
1
updated
Feb 21, 2024
Check the design of components obsolecence
#96
· opened
Nov 16, 2023
by
Grzegorz Daniluk
v2.0
1
updated
Feb 22, 2024
Ethernet connectors' connection to the carrier front panel for EMC
#95
· opened
Jun 03, 2022
by
Volker Schramm
v2.0
CLOSED
1
updated
Feb 22, 2024
pull-down on RST_I FMC signal keeps ERTEC in reset unless FMC plugged on a carrier.
#94
· opened
Aug 27, 2021
by
Grzegorz Daniluk
v2.0
CLOSED
1
updated
Feb 21, 2024
Fix ERTEC reset circuit (Clock-Reset sheet)
#93
· opened
Jul 30, 2021
by
Grzegorz Daniluk
v2.0
critical
CLOSED
2
updated
Feb 21, 2024
fix missing ERTEC JTAG connections
0 of 2 tasks completed
#92
· opened
Jul 30, 2021
by
Grzegorz Daniluk
v2.0
critical
CLOSED
1
updated
Feb 21, 2024
Consider making core between L6 and L7 thicker
#91
· opened
Jun 03, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
1
updated
Jun 07, 2021
The P1V5 and VADJ planes stray unneccessarily
#90
· opened
Jun 03, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
4
updated
Jun 08, 2021
The P1V5 plane gets way too thin at certain points
#89
· opened
May 10, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
2
updated
Jun 03, 2021
The ERTEC IC is missing decoupling capacitors on its Vadj bank
#88
· opened
May 07, 2021
by
Christos Gentsos
layout-v1.0
Layout Review V1.0
CLOSED
2
updated
Jun 03, 2021
L10: expand Vadj plane at X:4962mil Y:4289mil
#87
· opened
May 06, 2021
by
Grzegorz Daniluk
layout-v1.0
CLOSED
1
updated
Jun 03, 2021
remove acid traps at some pads
#86
· opened
May 06, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
1
updated
Oct 26, 2023
[L1] add more stitching vias to connect each output voltage produced by TLV62130 with corresponding power plane
#85
· opened
May 06, 2021
by
Grzegorz Daniluk
CLOSED
5
updated
Jun 07, 2021
magnetics layout
#84
· opened
May 04, 2021
by
Paul PERONNARD
CLOSED
0
updated
Jun 03, 2021
remove gnd polygons on L4 and L9
#83
· opened
May 04, 2021
by
Paul PERONNARD
CLOSED
1
updated
Jun 03, 2021
[L7] create void opening in the Chassis polygon
#82
· opened
Mar 22, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
0
updated
May 06, 2021
Flash.SchDoc both flash chips have the same enable signals and DQ0..15, this will not work
#81
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
critical
CLOSED
1
updated
Mar 19, 2021
Change test points to a different component with smaller footprint
#80
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
0
updated
May 06, 2021
Unify traces thickness
#79
· opened
Mar 19, 2021
by
Grzegorz Daniluk
layout-v1.0
cosmetics
CLOSED
0
updated
May 06, 2021
Prev
1
2
3
4
5
Next
Last »