Skip to content

A
AIDA-2020 TLU - Gateware
Commit 1a2c5d0f authored by David Cussans's avatar David Cussans
Browse files
Options

Specifying VHDL as prefered language in setup_workspace.tcl

parent 0136824e
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 0 deletions
config/ise14/sp601/setup_project.tcl
View file @ 1a2c5d0f
...@@ -8,6 +8,7 @@ project set "Enable Multi-Threading" "2" -process "Map" ...@@ -8,6 +8,7 @@ project set "Enable Multi-Threading" "2" -process "Map"
project set "Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs" -process "Map" project set "Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs" -process "Map"
project set "Enable Multi-Threading" "2" -process "Place & Route" project set "Enable Multi-Threading" "2" -process "Place & Route"
project set "Enable BitStream Compression" TRUE -process "Generate Programming File" project set "Enable BitStream Compression" TRUE -process "Generate Programming File"
project set "Preferred Language" "VHDL"
# source $::env(REPOS_FW_DIR)/firmware/example_designs/scripts/addfiles.tcl # source $::env(REPOS_FW_DIR)/firmware/example_designs/scripts/addfiles.tcl
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment