-
Grzegorz Kasprowicz authored
Added die-casted shield + heatsink fixed schematic bugs after review added voltage level translator/buffer between FPGA and ADC improved signal integrity of clock circuit
6f1bd639
Added die-casted shield + heatsink fixed schematic bugs after review added voltage level translator/buffer between FPGA and ADC improved signal integrity of clock circuit