improved symmetry of the channels.
Added die-casted shield + heatsink fixed schematic bugs after review added voltage level translator/buffer between FPGA and ADC improved signal integrity of clock circuit
Showing
FMC_ADC_250.DsnWrk
deleted
100644 → 0
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
No preview for this file type
Please
register
or
sign in
to comment